期刊文献+

16-Bit三阶级联结构Sigma-Delta调制器的设计 被引量:2

Design of 16-Bit Third Order Cascade Sigma-Delta Modulator
下载PDF
导出
摘要 设计一款可应用于压力传感器的高精度三阶2-1级联结构Sigma-delta调制器。Matlab Simulink建模仿真表明,信号带宽为500Hz,过采样率为128的情况下,该调制器信噪比高达119dB。通过对调制器非理想因数的分析,采用典型的0.35μm工艺整体实现该调制器,并用Spectre仿真,电路信噪比可达106.2dB,高于16位要求的98dB,整个调制器的功耗约为7mW。 A third order single bit 2 - 1 cascade sigma - delta modulator which can be applied to pressure sensor is presented. The sigma - delta modulator design flow contains system level and circuit level design. The oversampling ratio is 128 and signal bandwidth is 500 Hz. SNR achieves 119 dB by means of behavior modeling simulations with Matlab Simulink and exceeds 106 dB under circuit level. The whole modulator power consumption is estimated around 7 mW.
机构地区 厦门大学福建
出处 《现代电子技术》 2010年第4期12-15,28,共5页 Modern Electronics Technique
关键词 Sigma—Delta调制器 Simulink行为建模 信噪比 开关电容电路 Sigma - Delta modulator Simulink behavior modeling SNR SC circuits
  • 相关文献

参考文献10

  • 1Phillip E Allen, Douglas R Holberg. CMOS模拟集成电路设计[M].冯军,李智群,译.北京:电子工业出版社,2006:118.
  • 2Schreier R,Temes G. C. Delta - Sigma Converters[M]. Beijing : Science Press, 2007.
  • 3KiYong Nam, Sang - Min Lee, Su D K, et al. A Low Voltage Low - power Sigma - delta Modulator for Broadband Analog - to - digital Conversion[J]. IEEE Journal of Solid - State Circuits,2005,40:1 855- 1 864.
  • 4Brian Limketkai, Bret Victor. The Design of a High - Bandidth Sigma- Delta Modulator[R]. EECS 247 Project, 2000.
  • 5Rio R D, Medeiro F,Perez- Verdu B,et al. CMOS Cascade Sigma - Delta Modulators for Sensor and Telecom[M]. Beijing : Science Press, 2007.
  • 6Gray M Rovert, Wu Chou. Quantization Noise in Single Loop Sigma - Delta Modulation with Sinusoidal lnput[J]. IEEE Trans. on Communications, 1989,37 (6) : 252 - 236.
  • 7BehzadRazavi.模拟CMOS集成电路设计[M].陈贵灿,陈军,译.西安:西安交通大学出版社,2006.
  • 8Boser B E,Wooley B A. The Design of Sigma Delta Modulation Analog - to - Digital Converter [J].IEEE Solid State Circ. ,1998,23:1 298-1 308.
  • 9Naiknaware R, Fiez T S. Process - insensitive Low - power Design of Switch - capacitor Integrators[J]. IEEE Trans. on Circuits Syst. I,2004(51):1 940- 1 952.
  • 10Ojas Choksi,Carley L Richard. Analysis of Witched- Capacitor Common - mode Feedback Circuit[J]. IEEE Trans. on Circuits Syst. II,2003(50) :906 - 917.

共引文献3

同被引文献12

  • 1郭先清,林凡,吴孙桃.三阶级联Sigma-Delta调制器设计[J].微电子学与计算机,2007,24(1):66-68. 被引量:6
  • 2Custodio J R,Goes J, Paulino N,et al. A 1. 2 V 165/ spl mu/W 0. 29 mm2 multibit sigma-delta ADC for hearing aids using nonlinear DACs and with over 91 dB dynamic-range[J]. IEEE transactions on biomedical circuits and systems, 2013, 7(3):376-385.
  • 3Cubas H A, Navarro Soares Junior J. Top- down de- sign for low power multi-bit sigma-delta modulator[C] // 2012 25th Symposium on Integrated Circuits and Systems Design. Brazil,Brasilia, 2012 : 1-6.
  • 4Li Hongyi, Wang Yuan,Jia Song. Cascade 2-2 sigma- delta modulators for wideband high-resolution applica- tions[C]//2010 Asia Pacific Conference on Postgradu- ate Research in Mieroelectronics and Electronics. Chi- na, Shanghai, 2010 : 69-72.
  • 5Ranjbar M, Lahiji G R, Oliaei O. A low power third order delta-sigma modulator for digital audio applica- tions[C]// Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium onm Greece,Kos Island, IEEE, 2006:4759-4762.
  • 6Schreier R, Temes G C. Understanding delta-sigma data converters [M]. Piscataway, NJ: IEEE press, 2005 : 389-416.
  • 7何素东,吴建辉,周越.ΣΔ调制器的设计方法[J].电子器件,2008,31(2):516-519. 被引量:3
  • 8李亮,陈珍海.应用于数字音频的二阶Sigma-Delta调制器设计[J].微电子学与计算机,2010,27(7):198-201. 被引量:5
  • 9林斌,应忍冬,刘佩林.非理想Σ-Δ调制器在SIMULINK下的行为级建模[J].信息技术,2012,36(3):72-76. 被引量:1
  • 10郑金州,鲁绍栋.X射线技术在安检领域的应用[J].CT理论与应用研究(中英文),2012,21(2):357-364. 被引量:17

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部