期刊文献+

小规模频繁子电路的规律性预提取算法 被引量:2

Regularity Pre-extraction Algorithm for Small Scale Frequent Subcircuits
下载PDF
导出
摘要 针对数字IC规律性提取算法复杂度过高的问题,提出一种逐级对根节点进行分类的算法.通过对频繁边的直接扩展,实现了小规模频繁子电路的快速提取;利用门级电路中小规模频繁子电路与大规模频繁子电路间的结构依赖性,解决了候选子电路生成时根节点组合爆炸的问题.实验结果表明,该算法能够降低根节点的数量,使支持度高的候选子电路得到优先提取,并显著地减少了规律性提取的时间. To cope with the problem of high complexity in extraction of functional regularity in digital ICs, an algorithm capable of categorizing the root nodes gradually is proposed. By extending the frequent edges directly, the small frequent subcircuits can be extracted fast; and utilizing structure dependencies between small frequent subcircuits and big ones at gate level, the combination explosion problem of root nodes has been solved in the process of generating candidate subcircuits. Experimental results show that the proposed algorithm can reduce the number of root nodes effectively, extract the high frequency candidate subcircuits with high priority and reduce runtime of regularity extraction observably.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2010年第2期226-233,共8页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(60506020) 国家重大基础研究项目(61398)
关键词 子电路同构 候选子电路 频繁子电路 规则性指数 subeireuit isomorphic candidate subcircuit frequent subcircuit regularity index
  • 相关文献

参考文献15

  • 1Dobberpuhl D W. Circuits and technology for digital's StrongARM and ALPHA microprocessors [C] //Proceedings of IEEE Conference on Advanced Research in VLSI, Ann Arbor, 1997:2-11.
  • 2Nardi A, Sangiovanni Vincentelli A L. Logic synthesis for manufacturability [J]. IEEE Design & Test of Computers, 2004, 21(3): 192-199.
  • 3Kheterpal V, Rovner V, Hersan T G, et al. Design methodology for IC manufacturability based on regular logicbricks [C] //Proceedings of Design Automation Conference, Anaheim, 2005:353-358.
  • 4Rosiello A P E, Ferrandi F, Pandini D, et al. A hash-based approach for functional regularity extraction during logic synthesis [C]//Proceedings of IEEE Computer Society Annual Symposium on VLSI, Porto Alegre, 2007:92-97.
  • 5Das S, Khatri S P. An efficient and regular routing methodology for datapath designs using net regularity extraction [J]. IEEE Transactions on Computer-Aided Design, 2002, 21(1): 93-101.
  • 6Rao D S, Kurdahi F J. On clustering for maximal regularity extraction [J]. IEEE Transactions on Computer-Aided Design, 1993, 12(8): 1198-1208.
  • 7Kutzschebauch T. Efficient logic optimization using regularity extraction [C]//Proceedings of IEEE International Conference on Computer Design, Austin, 2000 : 487-493.
  • 8Arikati S R, Varadarajan R. A signature based approach to regularity extraction [C] //Proceedings of IEEE International Conference on Computer-Aided Design, San Jose, 1997: 542- 545.
  • 9Chowdhary A, Kale S, Saripella P, et al. A general approach for regularity extraction in datapath circuits [C] //Proceedings of IEEE International Conference on Computer- Aided Design, San Jose, 1998:332-339.
  • 10Chowdhary A, Kale S, Saripella P K, et al. Extraction of functional regularity in datapath circuits[J]. IEEE Transactions on Computer-Aided Design, 1999, 18(9):. 1279-1296.

二级参考文献37

  • 1胡作霆,董兰芳,王洵.图的数据挖掘算法研究[J].计算机工程,2006,32(3):76-78. 被引量:8
  • 2李长青,汪雪林,彭思龙.辐射路匹配:从门级到功能模块级的子电路提取算法[J].计算机辅助设计与图形学学报,2006,18(9):1377-1382. 被引量:9
  • 3Karypis G, Aggarwal R, Kumar V, et al. Multilevel Hypergraph partitioning: applications in VLSI domain [J]. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 1999, 7(1): 1088-1096
  • 4Karypis G, Kumar V. Analysis of multilevel graph partitioning [D]. Minneapolis: University of Minnesota, 1998
  • 5Cheon Y, Wong D F. Design hierarchy guided multilevel circuit partitioning [J]. IEEE Transactions Computer Aided Design of Integrated Circuits and Systems, 2003, 22(4) : 420-427
  • 6Odawara G, Hiraide T, Nishina O. Partitioning and placement technique for CMOS gate arrays[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987, 6(3): 355-363
  • 7Nam G J, Reda S, Alpert C J, et al. A fast hierarchical quadratic placement algorithm [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006, 25(4): 678-691
  • 8Kim W, Shin H. Hierarchical LVS based on hierarchy rebuilding [C]//Proceedings of the Asia and South Pacific Design Automation Conference, Yokohama, 1998:379-384
  • 9Hansen M C, Yalcin H, Hayes J P. Unveiling the ISCAS 85 benchmarks: a case study in reverse engineering [J]. IEEE Design & Test of Computers, 1999, 16(3): 72-80
  • 10Chowdhary A, Kale S, Saripella P K, et al. Extraction of functional regularity in datapath circuits [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999, 18(9): 1279-1296

共引文献11

同被引文献30

  • 1郎荣玲,秦红磊,路辉.集成电路中的规则性提取算法[J].计算机学报,2006,29(4):597-601. 被引量:2
  • 2李长青,汪雪林,彭思龙.辐射路匹配:从门级到功能模块级的子电路提取算法[J].计算机辅助设计与图形学学报,2006,18(9):1377-1382. 被引量:9
  • 3李长青,张富斌,彭思龙.基于子图同构的子电路提取算法[J].计算机工程与应用,2006,42(34):185-187. 被引量:2
  • 4Ohlrich M, Ebeling C, Ginting E, et al.SubGemini : identi- fying subcircuits using fast subgraph isomorphism algo- rithm[C]//30th ACM/IEEE Conf, 1993 : 31-37.
  • 5Rubanov N.Sublslands: the probabilistic match assignment algorithm for subcircuit recognition[J].IEEE Trans on Computer Aided Design, 2003,22 ( 1 ) : 26-38.
  • 6Yang L, Shi C J R.FROSTY: a program for fast extraction of high-level structural representation from circuit de- scription for industrial CMOS eircuits[J].Integration, the VLSI Journal, 2006,39(4) : 311-339.
  • 7Ebeling C, Zajicek O.Validating VLSI circuit layout by wirelist comparison[C]//Proceedings of the Conference on Computer Aided Design,IEEE(ICCAD),Santa Clara, 1983 : 172-173.
  • 8Hansen M, Yalcin H, Hayes J EUnveiling the ISCAS-85 benchmarks: a ease study in reverse engineering[J]. IEEE Design & Test of Computers,1999:72-80.
  • 9Brglez F, Fujiwara H.A neutral netlist of 10 combina- tional benchmark circuits[C]//Proc IEEE Int'l Symp Cir- cuits and Systems, Piscataway, N J, 1985 : 695-698.
  • 10Rosiello P E, Ferrandi F, Pandini D, et al.A Hash-based approach for functional regularity extraction during logic synthesis[C]//IEEE Computer Society Annual Sympo- sium on VLSI.New York: IEEE, 2007: 92-97.

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部