期刊文献+

自顶向下制备硅纳米线环栅MOSFET新工艺 被引量:2

Top-Down Fabrication of Silicon Nanowire Gate-All-Around MOSFETs
下载PDF
导出
摘要 准弹道输运特征的环栅纳米线MOSFET由于具备很强的栅控能力和抑制短沟道效应的能力,被认为是未来22nm技术节点以下半导体发展路线最有希望的候选者之一。采用传统CMOS工艺在SOI和体硅衬底上制备环栅纳米线MOSFET,解决了许多关键的技术难点,获得了许多突破性进展。文章综述了目前各种新颖的自顶向下制备方法和各种工艺的优缺点,以及优化的方向。 Nanowire gate-all-around (GAA) MOSFETs, which feature quasi-ballistic transport mechanism, is considered to be one of the most promising candidates beyond 22 nm technology node in the semiconductor roadmap, due to its powerful gate control and short channel effect suppression capability. Many critical technical problems have been solved and lots of breakthroughs emerge in CMOS compatible fabrication of nanowire GAA MOSFETs both on SOI and bulk substrate. Novel top-down fabrication techniques were reviewed. Their advantages and disadvantages, as well as optimization considerations, were discussed.
作者 宋毅 徐秋霞
出处 《微电子学》 CAS CSCD 北大核心 2010年第1期74-79,共6页 Microelectronics
关键词 纳米线环栅 场效应晶体管 自顶向下制备 SOI Nanowire gate-all-around (GAA) MOSFET Top-down fabrication SOl
  • 相关文献

参考文献26

  • 1International technology for semiconductor roadmap 2007 [EB/OL]. Available: http://www. itrs. net.
  • 2CUI Y, ZHONG Z H, WANG D L, et al. High performance silicon nanowire field effect transistors [J]. Nano Letters, 2003, 3(2) : 149-152.
  • 3COLINGE J P, GAO M H, ROMANO-RODRIGUEZ A, et al. Silicon-on-insulator "gate-all-around device" [C] // IEDM Tech Dig. San Fransisco, CA, USA. 1990: 595-598.
  • 4KEDZIERSKI J, BOKOR J, KISIELOWSKI C. Fabrication of planar silicon nanowires on silicon-on- insulator using stress limited oxidation [J]. J Vac Sci Technol B, 1997, 15(6) : 2825-2828.
  • 5LIU H I, BIEGELSEN D K, PONCE F A, et al. selflimiting oxidation for fabricating sub-5 nm silicon nanowires [J]. Appl Phys Lett, 1994, 64(11): 1383-1385.
  • 6KEDZIERSKI J, BOKOR J, ANDERSON E. Novel method for silicon quantum wire transistor fabrication [J]. J Vac .Sci &. Technol B, 1999, 17 (6): 3244-3247.
  • 7SINGH N, AGARWAL A, BERA L K, et al. Highperformance fully depleted silieon-nanowire (diameter <= 5 nm) gate-all-around CMOS devices [J]. IEEE Elec Dev Lett, 2006, 27(5): 383-386.
  • 8FANG W W, SINGH N, BERA L K, et al. Vertically stacked SiGe nanowire array channel CMOS transistors [J]. IEEE Elec Dev Lett, 2007, 28 (3). 211-213.
  • 9SINGH N, FANG W W, RUSTAGI S C, et al. Observation of metal-layer stress on Si nanowires in gate-all-around high-kappa/metal-gate device structures[J]. IEEE Elec Dev Lett, 2007, 28 (7): 558-561.
  • 10SINGH N, LIM F Y, FANG W W, et al. Ultra-narrow silicon nanowire gate-all-around CMOS devices: impact of diameter, channel-orientation and low temperature on device performance [C] // IEDM Tech Dig. San Fransisco, CA, USA. 2006: 294-297.

二级参考文献24

  • 1Saraswat K-C, Boors P-L, Fair J-A, et al. Properties of low-pressure CVD tungsten silicide for MOS VLSI interconnection[J]. IEEE Trans Elec Dev, 1983, 30(11): 1497-1451.
  • 2Mochizuki T, Tsujimara T, Kashiwagi M, et al. Film properties of MoSi2 and their application to self-aligned MoSi2 gate MOSFET[J]. IEEE Trans Elec Dev, 1980, 27(8): 1431-1435.
  • 3Schwade U, Neppl F, Tacobs E-P. TaSi2 gate for VLSI CMOS circuits[J]. IEEE Trans Elec Dev, 1984, 31(7): 988-992.
  • 4Tsai M-Y, Chao H-H, Ephrath L-M, et al. One-micron polycide (WSi2 on poly-si) MOSFET technology[J]. J Electrochem Soc, 1981, 128 (10): 2207-2214.
  • 5Fukumoto M, Shinohara A, Okada S, et al. A new MoSi2 / thin poly-Si gate process technology without dielectric degradation of a gate oxide[J]. IEEE Trans Elec Dev, 1984, 31(10): 1432-1439.
  • 6Murarka S-P, Fraster D-B, Sinha A-K, et al. Refractory silicides of titanium and tantalum for low-resistivity gates and interconnects[J]. IEEE Trans Elec Dev, 1980, 27(8): 1409-1417.
  • 7Wang K-L, Holloway T-C, Pinizzotto R-F, et al. Composite TiSi2/n+ poly-Si low-resistivity gate electrode and interconnect for VLSI device technology[J]. IEEE J Sol Sta Circ, 1982, 17(2): 177-183.
  • 8Ng K-K, Lynch W-T. Analysis of the gate-voltage-dependent series resistance on MOSFET's[J]. IEEE Trans Elec Dev, 1986, 33(7): 965-972.
  • 9Ng K-K, Lynch W-T. The impact of intrinsic series resistance on MOSFET scaling[J]. IEEE Trans Elec Dev, 1987, 34(3): 503-511.
  • 10Ohguro T, Nakamura S, koike M, et al. Analysis of resistance behavior Ti- and Ni-salicided polysilicon films[J]. IEEE Trans Elec Dev, 1994, 42(12): 2305-2317.

共引文献3

同被引文献15

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部