期刊文献+

实现AES算法中S-BOX和INV-S-BOX的高效方法 被引量:5

Efficient Methods to Implement S-BOX and INV-S-BOX in AES Algorithm
下载PDF
导出
摘要 介绍了AES中的S-BOX和INV-S-BOX的算法原理,分析目前广泛使用的实现S-BOX和INV-S-BOX的三种方法:直接查表法,扩展欧几里德算法和基于复合域GF((22)2)2)的算法。对直接查表法和基于复合域GF((22)2)2)的算法进行改进,提出了两种改进电路结构。通过综合仿真,给出了按照上述方法实现的硬件电路的面积和关键路径上的时间延迟。结果表明,提出的两种新实现方法与传统实现方法相比,电路面积分别有28%和22%的优化。 Algorithms for S-BOX and INV-S-BOX modules in AES were described, and three methods to imple ment S-BOX and INV-S-BOX were analyzed, namely, direct kook-up table, extended Euclidean algorithm and composite Galois Field (GF)-based algorithm (2^ 2^ 2^ 2). Based on the improved direct look-up table method and modified composite GF(2^ 4^2)-based algorithm, two circuit structures were proposed. By compilation and simulation, the size and minimum delay of critical routes were obtained for circuits implemented with the proposed methods. Compared with conventional methods, the two novel algorithms could achieve 28% and 22% reduction, respectively, in circuit area.
出处 《微电子学》 CAS CSCD 北大核心 2010年第1期103-107,共5页 Microelectronics
基金 浙江省高科技基金资助项目(2006C11107)
关键词 AES算法 S-BOX INV-S-BOX GALOIS FIELD 复合Galois FIELD 乘法逆运算 AES algorithm S-BOX INV-S-BOX Galois Field Composite Galois Field Multiplicative inverse
  • 相关文献

参考文献7

  • 1National Institute of Standards and Technology (US), Advanced Encryption Standard[S]. http://csrc. nist. gov/publication/drafts/dfips-AES. pdf.
  • 2MENEZES A, VAN ORSCHOT P, VANSTONE S. Handbook of applied cryptography [M]. New York: CRC Press, 1997: 81-83.
  • 3WOLKERSTORFER J, OSWALD E, LAMBERGER M. An ASIC implementation of the AES S-boxes [C]// Proc RSA Conf. San Jose, CA, USA. 2002: 29-52.
  • 4PAAR C. Efficient VLSI architecture for bit-parallel computations in Galois field [D]. Ph D dissertation, Institute for Experimental Mathematics, University of Essen, Essen, Germany, 1994.
  • 5JING M H, CHEN Y H, CHANG Y T, et al. The design of a fast inverse module in AES[C]//Proc Int Conf Info-Tech and Info-Net. Beijing, China. 2001, 3 : 298-303.
  • 6曾永红,邹雪城,刘政林,雷鑑铭.低功耗AESS盒的ASIC设计与实现[J].微电子学,2007,37(4):610-614. 被引量:3
  • 7ZHANG X, PARHI K K. Implementation approaches for the advanced eneryption standard algorithm [J]. IEEE Circ Syst Mag, 2002, 2(4): 24-46.

二级参考文献8

  • 1SATOH A,MORIOKA S,TAKANO K,et al.A compact Rijndael hardware architecture with S-box optimizatio[C] // In:Proc Advances in Cryptology ASIACRYPT:7th Int Conf Theory and Application of Cryptology and Information Security,number 2248 in Lecture Notes in Computer Science.Gold Coast,Australia:Springer-Verlag,2001:239-254.
  • 2WOLKERSTORFER J,OSWALD E,LAMBERGER M.An ASIC implementation of the AES S-Boxes[C] // In:Proc RSA Conf-Topics in Cryptography (CT-RSA),San Jose,CA,USA.2002:67-78.
  • 3MORIOKA S,SATOH A.An optimized S-Box circuit architecture for low power AES design[C]// In:Proceedings Workshop on Cryptographic Hardware and Embedded Systems CHES 2002.4th International Workshop Revised Papers,Aug 2002.Redwood Shores,Berlin,Germany:Springer-Verlag,2002:172-186.
  • 4SHANG D,BURMS F,BYSTROV A,et al.High-security asynchronous circuit implementation of AES[J].IEE Proc Comput Digital Tech,2006,153(2):71-77.
  • 5SPARSO J,FUBER S.Principles of asynchronous circuit design-a system perspective[M].Kluwer Academics Publishers,2001.
  • 6LEWIS M,GARSIDE J,BRACKENBURY L.Recon-figurable latch controllers for low power asynchronous circuits[J].IEEE Trans VLSI Syst,1996,4(2):247-253.
  • 7RENAUDIN M.Asynchronous circuits and systems:a promising design alternative[J].Microelectronic Engineering,2002,54 (1-2):133-149.
  • 8PLANA L A,TAYLOR S,EDWARDS D.Attacking control overhead to improve synthesized asynchronous circuit performance[C]// IEEE Int Conf Computer Design:VLSI in Computers and Processors (ICCD'05).San Jose,CA,USA.2005:703-710.

共引文献2

同被引文献40

引证文献5

二级引证文献17

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部