期刊文献+

标准互连线性能参数的测试结构设计与实现

Test Structures Design and Realization of Standard Interconnect Performance Parameters
下载PDF
导出
摘要 标准互连线性能参数SIPPs是衡量ULSI后段制程效能的标准方法。结合纳米工艺后段制程的特点,根据各参数对不同测试结构敏感度的差异,设计了平行板电容、层跃平行板电容、叉指型电容、叉指型通孔链电阻等提取各参数的无源测试结构。结合版图层信息文件和测试结构输入文件,采用高阶Perl语言将其自动实现为CIF格式版图文件;经Cadence版图软件转换成晶圆厂广泛采用的GDSII格式文件并通过电学连接检查,极大地提高了测试结构设计和实现的效率。 Standard interconnection performance parameters (SIPPs) is a standard method to measure ULSI back-end-of-line (BEOL) performance. Considering the BEOL features of nano-technology and the sensitivity differences of each parameter to different test structures, parallel plate, layer - skipping parallel plate, comb meander, comb meander for via resistance test structures were designed to extract SIPPs. Based on the process characteristics during manufacture of BEOL, it can be automatically realized in CIF format file with high - level Perl language connect with layout layer information and test structures input file, then change to GDSII format file that widely used in wafer foundry by Cadence layout software, and pass electrical rule checks. It greatly improves the efficiency of test structure design and realization.
出处 《半导体技术》 CAS CSCD 北大核心 2010年第3期272-276,共5页 Semiconductor Technology
关键词 互连线 SIPPs参数 测试结构设计 自动实现 interconnect SIPPs parameters test structures design automatically realized
  • 相关文献

参考文献1

二级参考文献9

  • 1Sifri J.Statistical design can increase IC yield[].EETimes.2003
  • 2Burek D.True design-for-manufacturability critical to 65-nm design success[].EETimes.2007
  • 3Verghese N,Hurat P.DFM reality in sub-nanometer IC design[].Asia and South Pacific Design Automation Conference.2007
  • 4Kibarian J.Enabling true design for manufacturability[].Sixth International Symposium on Quality of Electronic Design.2005
  • 5Kahng A B.Design challenges at 65 nm and beyond[].Design Automation & Test in Europe Conf & Exhibition.2007
  • 6Chang K J.Accurate on-chip variation modeling to achieve design for manufacturability[].Proceedings of the th IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC’).2004
  • 7Maly W.IC design in high cost nanometer technologies era[].Proceeding of Design Automation Conference.
  • 8Fichtner W,Pramanik D,Bomholt L.Closing the gap between manufacturing and design[].Electronic Design Process SymposiumMonterey CaliforniaIEEE Solid-state Circuit Society.
  • 9Guardiani C,Dragone N,McNamara P.Proactive design for manufacturing(DFM)for nanometer SoC designs[].Proceedings of theIEEE Custom Integrated Circuits Conference.2004

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部