期刊文献+

光收发器中光电集成接收芯片的实现

Realization of a Monolithic Optoelectronic Integrated Receiver Chip for Optical Communication Transceiver
下载PDF
导出
摘要 针对应用于850nm光通信中的10/100Mbit/s收发器,提出采用0.5μm标准CMOS工艺对其光接收芯片实现Si基单片集成。整体芯片面积为0.6mm2,共集成了一个双光电二极管的(DPD)光电探测器和一个跨阻前置放大电路,功耗为100mW,并给出了具体的测试性能结果。结果表明,在850nm光照下,光接收芯片带宽达到53MHz,工作速率为72Mbit/s。重点介绍了DPD光电探测器的原理和结构,并给出了相应的制造过程和电路等效模型,对整个光接收芯片进行了多种实用性测试,可以满足系统的性能要求。 Monolithically integrated optical receiver was designed in 0.5 μm standard CMOS technology, used in 850 nm optical transceivers of 10/100 Mbit/s. The chip size is 0.6 mm2, integrating a double photodiode (DPD) detector and a transimpedance preamplifier. The power dissipation is 100 mW, and the result of test about OEIC was given. Test results show that the optical receiver has a bandwidth of 53 MHz and the bit rate of 72 Mbit/s in 850 nm light. The principle and structure of the DPD was introduced, the corresponding manufacturing process and circuit equivalent model were given. The OEIC meets the system performance requirements.
出处 《半导体技术》 CAS CSCD 北大核心 2010年第3期291-294,共4页 Semiconductor Technology
基金 厦门市科技计划项目(3502Z20063002)
关键词 单片集成 互补型金属氧化物晶体管 双光电二极管 光接收芯片 850 nm光通信 OEIC CMOS DPD optical receiver chip 850 nm optical transceivers
  • 相关文献

参考文献5

  • 1YU C L, MAO L H, XIAO X D. Standard CMOS implementation of a novel, fully differential optoelectronic integrated receiver [ J ]. J of Optoelectronics Laser, 2009, 20 (4) :432-435.
  • 2HUANG B J, LIU H J.A monolithically integrated optical receiver with spatially modulated light detector in CMOS technology [ C ] // Proc of 8th Int Conf on Solid-State and Integrated Circuit Technology. Shanghai, China, 2006 : 209-211.
  • 3CHEN W Y, LIU S Y. PIN avalanche photodiodes model for circuit simulation [ J ] . IEEE Journal of Quantum Electronics, 1996,32(12) :2105-2111.
  • 4HANJian,zhong,NiGuo-qiang,MAOLu-hong.Small Signal Circuit Model of Double Photodiodes[J].Semiconductor Photonics and Technology,2004,10(3):164-167. 被引量:1
  • 5MIN S, YOO H J. 1.25 Gb/s regulated cascode CMOS transimpedance amplifier for gigabit ethernet applications [ J]. IEEE JSSC,2004,39( 1 ) : 112-121.

二级参考文献5

  • 1[4]MAO Lu-hong,Chen Hong-da, LI Wei, et al. Simulation and design of a CMOS-process-compatible high-speed Siphotodetector[J]. J. Semiconductors, 2002,23 (2): 115 - 119 (in Chinese).
  • 2[5]CHEN Wei-you, LIU Shi-yong. PIN avalanche photodiodes model for circuit simulation[J]. IEEE J. Quan. Electron. ,1996,32(12) :2 105-2 111.
  • 3[1]Woodward T K, Krishnamoorthy A V. 1- Gb/s integrated optical detectors and receivers in commercial CMOS technologies[J]. IEEE J. Select. Top. in Quant. Electron. 1999,5 (2):146-156.
  • 4[2]Woodward T K,Krishnamoorthy A V. 1-Gb/s CMOS photoreceiver with integrated detector operating at 850 nm[J].Electron. Lett. ,1998,34(12) :1 251-1 253.
  • 5[3]Zimmermann H. Integrated high-speed,high-sensitivity photodiodes and optoelectronic integrated circuits[J]. Sensors and Materials,2001,130(4): 189-206.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部