期刊文献+

用线程级推测技术在多核体系结构上并行化科学计算应用 被引量:2

Exposing Thread-level Speculation Parallelism in Scientific Applications on Multicore Architecture
下载PDF
导出
摘要 线程级推测技术使在多核上加速传统上难以手工或自动并行化的串行程序成为可能,它不仅需要合理地选择线程的划分策略,而且需要合理地选择适合推测执行的应用.已有的大量研究主要集中在如SPEC CPU这样的桌面应用领域,为了全面地认识TLS技术的应用适用性,本文探讨TLS技术对科学计算应用的性能提升潜力,提出一套TLS适用性的基本判定准则,实验结果表明采用该技术加速SPLASH2中的多数应用可以有效利用16核及以上的计算资源. Thread-level speculation (TLS) provides an opportunity for speeding up the serial codes on the multicore chips which are traditionally hard to parallel manually or automatically. It requires not only reasonable thread partition strategy,but also the suitable applications. Up to now,lots of researches have been mainly concentrated in the desktop applications,such as the SPEC CPU benchmark suite. In order to fully understand the TLS applicability,this paper explores the TLS potential parallelism in the scientific field,analyzes its impacting factors,and proposes a criterion for selecting the region to be speculatively executed. The experimental results show that the majority of SPLASH2 applications can make an effective use of more than 16 cores' computing resources in the TLS technology.
出处 《小型微型计算机系统》 CSCD 北大核心 2010年第2期264-270,共7页 Journal of Chinese Computer Systems
基金 国家自然科学基金重点项目(60633040)资助 国家"九七三"重点基础研究发展规划基金项目(2005CB321601)资助 国家"八六三"高技术研究发展计划重大项目(2006AA01A102-5-2)资助 教育部-英特尔信息技术专项科研基金项目(MOE-INTEL-08-07)资助
关键词 多核 线程级推测 线程划分 动态剖析 multicore thread-level speculation thread partition dynamic profiling
  • 相关文献

参考文献10

  • 1Manohar K Prabhu, Kunle Olukotun, et al. Exposing speculative thread parallelism in SPEC2000 [ C ]. Proceedings of the Tenth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2005, 142-152.
  • 2Scan Rul, Hans Vandiercndonck, Koen De Bosschere. Function level parallelism driven by data dependencies [ J ]. ACM SIGARCH Computer Architecture News, 2007,35( 1 ) :55-62.
  • 3Jeffrey T Op/inger, David L Heine, Monica S Lain. In search of speculative Thread-Level parallelism [ C]. Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques, 1999, 303-313.
  • 4Du Zhao-hui, Lim Chu-cheow, Li Xiao-feng , et al. A cost-driven compilation framework for speculative parallelization of sequential programs [C]. Proceedings of the ACM SIGPLAN 2004 Confer-ence on Programming Language Design and Implementation, 2004, 71-81.
  • 5Wang Yao-bin, An Hong, Liang Bo. Balancing thread partition for efficiently exploiting speculative thread-level parallelism [ J]. Leeture Notes in Computer Science, 2007,4847:37-46.
  • 6Liu Yuan, An Hong , Liang Bo, et al. An online profile guided optimization approach for speculative parallel tthreading [ J]. Lecture Notes in Computer Science, 2007,4697:28-37.
  • 7Arun Kejariwal, Tian Xin-min, et al. On the performance potential of different types of speculative thread-level parallelism [ C]. Proceedings of the 20th Annual International Conference on Supercom-puting, 2006, 24-33.
  • 8Troy A. Johnson Rudolf Eigenmann T. N. Vijaykumar. Speculative thread decomposition through empirical optimization [ C]. In: Proceedings of the 12th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2007, 205-214.
  • 9Sohi G S, Breach S E, Vijaykumar T N. Multiscalar processors [ C]. Proceedings of the 22nd Annual International Symposium on Computer Architecture, 1995, 414-425.
  • 10Liu Wei , James,et al. POSH: a TLS compiler that exploits program structure[ C]. Proceedings of the Eleventh ACM SIGPLAN Symposium on Principles and Practice of Parallel, 2006, 158-167.

同被引文献9

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部