期刊文献+

A wideband frequency synthesizer for a receiver application at multiple frequencies 被引量:1

A wideband frequency synthesizer for a receiver application at multiple frequencies
原文传递
导出
摘要 An integer-N frequency synthesizer for a receiver application at multiple frequencies was implemented in 0.18μm 1P6M CMOS technology. The synthesizer generates 2.57 GHz, 2.52 GHz, 2.4 GHz and 2.25 GHz local signals for the receiver. A wide-range voltage-controlled oscillator (VCO) based on a reconfigurable LC tank with a binaryweighted switched capacitor array and a switched inductor array is employed to cover the desired frequencies with a sufficient margin. The measured tuning range of the VCO is from 1.76 to 2.59 GHz. From the carriers of 2.57 GHz, 2.52 GHz, 2.4 GHz and 2.25 GHz, the measured phase noises are -122.13 dBc/Hz, -122.19 dBc/Hz, -121.8 dBc/Hz and -121.05 dBc/Hz, at 1 MHz offset, respectively. Their in-band phase noises are -80.09 dBc/Hz, -80.29 dBc/Hz, -83.05 dBc/Hz and -86.38 dBc/Hz, respectively. The frequency synthesizer including buffers consumes a total power of 70 mW from a 2 V power supply. The chip size is 1.5 × 1 mm2. An integer-N frequency synthesizer for a receiver application at multiple frequencies was implemented in 0.18μm 1P6M CMOS technology. The synthesizer generates 2.57 GHz, 2.52 GHz, 2.4 GHz and 2.25 GHz local signals for the receiver. A wide-range voltage-controlled oscillator (VCO) based on a reconfigurable LC tank with a binaryweighted switched capacitor array and a switched inductor array is employed to cover the desired frequencies with a sufficient margin. The measured tuning range of the VCO is from 1.76 to 2.59 GHz. From the carriers of 2.57 GHz, 2.52 GHz, 2.4 GHz and 2.25 GHz, the measured phase noises are -122.13 dBc/Hz, -122.19 dBc/Hz, -121.8 dBc/Hz and -121.05 dBc/Hz, at 1 MHz offset, respectively. Their in-band phase noises are -80.09 dBc/Hz, -80.29 dBc/Hz, -83.05 dBc/Hz and -86.38 dBc/Hz, respectively. The frequency synthesizer including buffers consumes a total power of 70 mW from a 2 V power supply. The chip size is 1.5 × 1 mm2.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2010年第3期80-84,共5页 半导体学报(英文版)
关键词 MOS phase locked loop frequency synthesizer multiple frequencies WIDEBAND phase noise MOS phase locked loop frequency synthesizer multiple frequencies wideband phase noise
  • 相关文献

参考文献14

  • 1Medi A, Namgoong W. A fully integrated multi-output CMOS frequency synthesizer for channelized receivers. IEEE International SOC Conference, 2003:75.
  • 2Park E C, Ryu I, Koh J, et al. A 3-10 GHz flexible CMOS LO generator for MB-OFDM UWB application using wide tunable VCOs. European Solid-State Circuit Conference, 2008:338.
  • 3Zhou Chunyuan, Li Guolin, Zhang Chun, et al. A fractional-N frequency synthesizer for WCDMA/Bluetooth/ZigBee applications. Journal of Semiconductors, 2009, 30(7): 075008.
  • 4Lee H I, Cho J K, Lee K S, et al. A ∑- fractional-N frequency synthesizer using a wide-band integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications. IEEE J Solid- State Circuits, 2004, 39(7): 1164.
  • 5Bemy A D, Niknejad A M, Meyer R G. A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration. IEEE J Solid-State Circuits, 2005, 40(4): 909.
  • 6Herzel F, Erzgraber H, Ilkov N. A new approach to fully integrated CMOS LC-oscillators with a very large tuning range. Custom Integrated Circuits Conference, 2000:573.
  • 7Li Zhiqiang, Chen Pufeng, Zhang Jian, et al. A programmable 2.4 GHz CMOS multi-modulus frequency divider. Journal of Semiconductors, 2008, 29(2): 224.
  • 8Chi Baoyong, Shi Bingxue. A novel CMOS dual-modulus prescaler based on new optimized structure and dynamic circuit technique. Chinese Journal of Semiconductors, 2002, 23(4): 357.
  • 9Rogers J, Plett C, Dai F. Integrated circuit design for high-speed frequency synthesis. Artech House, 2006.
  • 10Vaucher C S, Ferencic I, Locher M, et al. A family of low- power truly modular programmable dividers in standard 0.35-μm CMOS technology. IEEE J Solid-State Circuits, 2000, 35(7): 1039.

同被引文献5

  • 1ZHANG G.Linearised charge pump independent of current mismatch through timing rearrangement[J].Electronics Letters,2010,46(1):33-34.
  • 2JIAN H Y,XU Z W,WU Y C,et al.A fractional-N PLL for multiband(0.8-6GHz)communications using binary-weighted D/A differentiator and offset-frequency modulator[J].IEEE J Solid-State Circuits,2010,45(4):768-780.
  • 3WU T,HANUMOLU P K,MAYARAM K,et al.Method for a constant loop bandwidth in LC-VCO PLL frequency synthesizers[J].IEEE Journal of Solid-State Circuits,2009,44(2):427-435.
  • 4刘明,吴椿烽,张慧,曹珊珊,卢德勇,朱海洋.RoF技术在光通信领域中的研究与应用[J].光通信技术,2009,33(6):43-46. 被引量:8
  • 5张广辉,黄水龙,王云峰,李志强,张海英.应用于射频收发机的低功耗频率综合器[J].半导体技术,2012,37(9):679-683. 被引量:1

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部