期刊文献+

一种考虑工艺波动的RC互连延时统计模型 被引量:1

Novel Statistical Model of RC Interconnect Delay in Presence of Process Fluctuation
下载PDF
导出
摘要 基于Elmore延时模型,提出了一种考虑工艺波动的RC互连延时统计模型,在给定互连参数波动范围条件下,利用该模型可以得到互连延时均值和标准差的解析表达式,与目前国内外互连工艺波动研究中广泛采用的Hspice蒙特卡罗(Monte Carlo)分析方法相比,所提模型在确保计算精度的前提下大大缩短了计算时间,可以应用于VLSI的互连延时分析和优化设计中。 Based on Elmore delay model, a novel statistical model of RC interconnect delay in the presence of process fluctuation was proposed. An analytic expression of mean and standard deviation of interconnect delay can be obtained for given fluctuation range of interconnect parameters. The computation results show that the lime ofcalculalion is greatly shortened with good calculating precision using the proposed novel statistical model as compared to the widely used Monte Carlo method based on Hspice. The proposed model can be used in simulating and optimizing of VLSI's interconnect delay.
出处 《系统仿真学报》 CAS CSCD 北大核心 2010年第3期584-588,共5页 Journal of System Simulation
基金 国家自然科学基金(60606006) 国家杰出青年基金(60725415) 重点实验室基金(9140C030102060C0303)
关键词 RC互连 延时 工艺波动 统计模型 RC interconnect delay process fluctuation statistical model
  • 相关文献

参考文献15

  • 1Raghunandan C, Sainarayanan K S, Srinivas M B. Impact of process variations on bus- encoding schemes for delay minimization in VLSI interconnects [J]. Signal Propagation on Interconnects, 2007: 254-258.
  • 2Huebbers F, Dasdan A, Ismail Y. Computation of accurate interconnect process parameter values for performance corners under process variations [C]// Design Automation Conference. 2006: 797-800.
  • 3Xiang Lu, Zhuo Li, Wangqi Qiu, et al. Longest-path selection for delay test under process variation [J]. Computer-Aided Design of Integrated Circuits and Systems (S0278-0070), 2005, 24(12): 1924-1929.
  • 4Qu H, Kong L, Xu Y, et al. Finite-Element Computation of Sensitivities of Interconnect Parasitic Capacitances to the Process Variation in VLSI [J]. Magnetics (S0018-9464), 2008, 44(6): 1386-1389.
  • 5Teene A, Davis B, Castagnetti R, et al. Impact of interconnect process variations on memory performance and design [J]. Sixth International Symposium on Quality of Electronic Design, 2005: 694-699.
  • 6Venkatraman V, Burleson W. Impact of process variations on multi-level signaling for on-chip interconnects [J]. International Conference on VLSI Design, 2005: 362.
  • 7Ertugrul Demircan. Effects of Interconnect Process Variations on Signal Integrity [C]//Intemational SOC Conference. 2006: 281-284.
  • 8张瑛,Janet M Wang,肖亮,吴慧中.工艺参数随机扰动下的传输线建模与分析新方法[J].电子学报,2005,33(11):1959-1964. 被引量:14
  • 9李鑫,Janet M.Wang,唐卫清,吴慧中.基于工艺参数扰动的随机互连线时延分析(英文)[J].Journal of Semiconductors,2008,29(2):304-309. 被引量:3
  • 10Delorme N, Belleville M, Chilo J. Inductance and capacitance analytic formulas for VLSI interconnects [J]. Electronics Letters (S0013-5194), 1996, 32(11): 996-997.

二级参考文献39

  • 1郝跃,荆明娥,马佩军.VLSI集成电路参数成品率及优化研究进展[J].电子学报,2003,31(z1):1971-1974. 被引量:8
  • 2钟万勰.暂态历程的精细计算方法[J].计算结构力学及其应用,1995,12(1):1-6. 被引量:174
  • 3张瑛,Janet M Wang,肖亮,吴慧中.工艺参数随机扰动下的传输线建模与分析新方法[J].电子学报,2005,33(11):1959-1964. 被引量:14
  • 4Liu Ying,Pileggi Lawrence T,Strojwas Andrzej J.Model order-reduction of RC(L) interconnect including variational analysis[A].Design Automation Conf[C].New Orleans,LA.21-25 June 1999:201-206.
  • 5Wang J M,Ghanta P,Vrudhula S.Stochastic analysis of interconnect performance in the presence of process variations[A].IEEE/ACM Inter national Conference on Computer Aided Design 2004[C].San Jose,CA USA.2004:880-886.
  • 6Mei Kenneth K.Measured equation of invariance:Anew concept in field computations[J].IEEE Transactions,on Antennas and Propagation,1994,42(3):320-328.
  • 7Gichman I I,Skorochod A W.Stochastische differentialgleichungen[M].Akademie-Verlag,Berlin,1971.
  • 8Snyder D L.Random point processes[M].Wiley,New York,1975.
  • 9Carsten Proppe.Stochastic linearization of dynamical systems under parametric Poisson white noise excitation[J].Inter national Jour nal of Non-Linear Mechanics,2003,38(4):543-555.
  • 10Tsay R S. Exact zero skew. In: Proceeding of International Conference on CAD, 1991. 336~339.

共引文献19

同被引文献10

  • 1Venkatraman V, Burleson W. Impact of Process Variations on Multi-level Signaling for On-chip Interconnects[C]//Proc of the 18th International conference on VLSI Design. Kolkata: IEEE Computer Society, 2005: 362-367.
  • 2Raghunandan C, Sainarayanan K S, Srinivas M B. Impact of Process Variations on Bus-encoding Schemes for Delay Minimization in VLSI Interconnects[C]//Signal Propagation on Interconnects. Genova: IEEE Computer Society, 2007: 254-258.
  • 3Lu Xiang, I.i Zhuo, Qiu Wangqi, et al. Longest-path Selection for Delay Test under Process Variation[J]. ComputerAided Design of Integrated Circuits and Systems, 2005, 24(12) : 1924-1929.
  • 4Demircan E. Effects of Interconnect Process Variations on Signal Integrity [C]//International SOC Conference. Austin: Institute of Electrical and Electronics Engineers Inc, 2006: 281-284.
  • 5Agarwal K, Agarwal M, Sylvester D, et al. Statistical Interconnect Metrics for Physical-design Optimization [J]. Computer-Aided Design of Integrated Circuits and Systems, 2006, 25(7) : 1273-1288.
  • 6Yehea I, Ismail, Eby G, et al. Equivalent Elmore Delay for RLC Trees[J]. IEEE Trans on CAD, 2000,19(1): 83-97.
  • 7Delorme N, Belleville M, Chilo J. Inductance and Capacitance Analytic Formulas for VLSI Interconnects[J]. Electronics Letters, 1996, 32(11): 996-997.
  • 8Qi Xiaoning, Wang Gaofeng, Yu Zhiping, et al. On-chip Inductance Modeling and RLC Extraction of VLSI Interconnects for Circuit Simulation[C]//Custom Integrated Circuits Conference(CICC). Orlando : IEEE, 2000 : 487-490.
  • 9ITRS. The International Technology Roadmap for Semiconductors [EB/OL]. [2004-12-01]. http://www. itrs. net/ statistics.html, 2004.
  • 10李鑫,Janet M.Wang,唐卫清,吴慧中.基于工艺参数扰动的随机互连线时延分析(英文)[J].Journal of Semiconductors,2008,29(2):304-309. 被引量:3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部