期刊文献+

基于H.264标准的一种新颖的DCT硬件实现 被引量:1

A new hardware implementation of DCT based on H.264 standard
下载PDF
导出
摘要 H.264是新一代视频编码标准,具有很好的视频压缩性能。H.264的DCT变换是一种4×4的整数变换,适用于专用集成电路的硬件实现。采用一种新颖的实现方法,利用4-2压缩器和超前进位加法器来代替传统的加法,提高了运算速度。 H.264 is the new generation of video coding standard which has good performance in data compression.H.264 DCT transformation is a 4×4 integer transformation,which is suitable for hardware implementation of using application specified integrated circuit.This paper proposes a new method,which uses the 4-2 compressor and CLA instead of the traditional adder to improve the transformation speed.
出处 《信息技术》 2010年第3期68-71,共4页 Information Technology
关键词 H.264 4-2压缩器 超前进位加法器 硬件实现 H.264 4-2 compressor carry look ahead adder hardware implementation
  • 相关文献

参考文献7

  • 1蒋剑飞,郭炜.H.264中一种基于矩阵分解的变换算法及硬件实现[J].微电子学与计算机,2007,24(5):189-192. 被引量:2
  • 2RomanC Kordasiewicz, ShahramShirani. ASIC AND FPGA IMPLEMENTATIONS OF H. 264 DC AND QUANHZATION BLOCKS[C]. Image Processing, 2005 ICIP 2005. IEEE International Conference on Volume3,11 - 14.
  • 3何云壮,刘永强,李勇权.H.264整数DCT的FPGA实现[J].微计算机信息,2007,23(17):205-206. 被引量:7
  • 4Tu-Chih Wang, Yu-Wen Huang, Hung-Chi Fang, et al. Parallel 4x4 2D transform and inverse transform architecture for MPEG-4AVC/ H.264[C]. Proceedings of the 2003 Intemational Symposium on Circuits and Systems, 2003,2: Ⅱ- 800 - Ⅱ- 803.
  • 5Horowitz M, Joch A, Kossentini F, et al. H. 264/AVC Baseline Profile Decoder Complexity Analysis [ J]. IEEE Transactions on Circuits and Systems for video technology,July 2003,13(7).
  • 6毕厚杰.新一代视频编码压缩标准-H.264/AVC[M].北京:人民邮电出版社,2005.
  • 7司马苗,周源华.基于FPGA的二维DCT变换的实现[J].红外与激光工程,2003,32(4):436-439. 被引量:15

二级参考文献16

  • 1付遥,周东辉.H.264中自适应二进制算术编码的IP核设计及其FPGA验证[J].微计算机信息,2006(01Z):163-165. 被引量:4
  • 2Nam Ik Cho, Sang Uk Lee. Fast algorithm and implementation of 2-D discrete cosine transformation[J]. IEEE Trans on Circuits and Systems, 1991,38(3) 5297-305.
  • 3Lee Y P, Chen T H, Chen L G. A cost-effective architecture for 8×8 two\ | dimensional DCT/IDCT using direct method[J].IEEE Trans on Circuits and System for Video Technology,1997,7( 3 ):459-467.
  • 4White S A. Applications of distributed arithmetic to digital signal processing[J]. IEEE ASSP Magazine, 1989, 6(3):4-19.
  • 5Ahmed N, Natarajan T, Rao K R. Discrete cosine transform [J]. IEEE Trans Comput, 1974,C-23: 90-93.
  • 6ISO/IEC 13818-2. Information technology-generic coding of moving pictures and associated audio information: video[S].1995.
  • 7Thou-ho Chen. A cost-effective 8×8 2-D IDCT core processor with folded architecture[J]. IEEE Trans on Consumer Electronics, 1999,45(2) 5333-339.
  • 8Iain E G Richardson.H.264/MPEG-4 Part 10 White Paper[EB/OL].www.vcodex.com,2002
  • 9Malvar H S,Hallapuro A,Karczewicz M,et al.Low-complexity transform and quantization in H.264/AVC[J].IEEE Transactions on Circuits and Systems for Video Technology,2003,13(7):598~603
  • 10Wang Tu-Chih,Huang Yu-Wen,Fang Hung-Chi,et al.Parallel 4×4 2D transform and inverse transform architecture for MPEG-4 AVC/H.264[A].Proceedings of the 2003 International Symposium on Circuits and Systems[C].2003:Ⅱ-800~Ⅱ-803

共引文献22

同被引文献5

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部