期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

多片AD并行采样技术在软件无线电中的应用 被引量：4

Application of parallel multiple time interleaved sampling technology in software radio
下载PDF
导出
摘要 介绍了软件无线电和多片AD时间交替采样技术的基本原理,并分析了采用这种技术会产生的通道失配误差。给出了校正的基本方法和基于2片ADS5474的实现。 This paper presents the basic theory of software radio and multiple time interleaved ADCs sampling technology, which will cause mismatch errors between different channels. It also presents the basic method for mismatch errors calibration and realizaton based on two ADS5474 chips.
作者 王凯 李小波 查淞
机构地区 电子工程学院
出处 《电子技术应用》 北大核心 2010年第3期57-59,共3页 Application of Electronic Technique
关键词 时间交替采样 软件无线电 增益误差 时间误差 偏置误差 time-interleaved sampling software radio gain errors time-skew errors offset errors
分类号 TN957.52 [电子电信—信号与信息处理]
  • 相关文献

参考文献7

二级参考文献32

  • 1W C Black Jr,D A Hodges.Time interleaved converter arrays[J]. IEEE J. Solid-State Circuits, Dec.1980,15:1022～1029.
  • 2N Kurosawa, et al.Explicit analysis of channel mismatch effects in time-interleaved ADC systems[J].IEEE Transactions on Circuits and Systems Ⅰ: Fundamental Theory and Applications, March 2001,48:.261～271.
  • 3J Elbornsson,F Gustafsson,J-E Eklund.Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system[J].IEEE Transactions on Circuits and Systems I: Regular Papers, Jan. 2004,51:151～158.
  • 4Jin Huawen,E K F Lee.A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs[J].IEEE Transactions on Circuits and Systems Ⅱ: Analog and Digital Signal Processing, July 2000,47:603～613.
  • 5S M Jamal,Fu Daihong,M P Singh,et al.Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, Jan. 2004,51:130～139.
  • 6Pereira, J M D,Girao, P M B S,Serra, A M C.An FFT-based method to evaluate and compensate gain and offset errors of interleaved ADC systems[J].IEEE Transactions on Instrumentation and Measurement, 2004,53(2):423～430.
  • 7Pun, C K S,Wu, Y C,Chan, S C,et al.On the design and efficient implementation of the Farrow structure[J]. IEEE , Signal Processing Letters,2003,10(7):189～192.
  • 8Robert H W. Analog-to-digital converter survey and analysis [J]. IEEE Journal on Selected Areas in Communications, 1999,17(4) : 519-550.
  • 9Dyer D F, Lewis K C, S H, Hurst P J. A digital background calibration technique for time-interleaved analog-to-digital converters[J]. IEEE J Solid-State Circuits, 1998,33 : 1904-1911.
  • 10Sumanen L, Waltari M, Halonen K A I. A 10-bit 200-MS/s CMOS parallel pipeline A/D converter[J]. IEEE J Solid-State Circuits, 2001 (7): 1048-1055.

共引文献20

同被引文献30

引证文献4

二级引证文献16

电子技术应用
2010年 第3期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部