期刊文献+

一种单电源供电的十位双积分A/D转换器

An individual power supplied 10 bit double-integral A/D converter
下载PDF
导出
摘要 设计了一种改进的双积分A/D转换器,通过采取2种模式积分的方法实现了+5V单电源供电,克服了传统双积分A/D转换器需要双电源的弊端。重点考虑可处理输入信号范围以及功耗的优化,并使用栅压自举开关保证了A/D转换的精度。整体电路设计基于CSMC0.5μm 2P3M CMOS工艺,使用Cadence Spectre进行仿真,在5V供电情况下达到10bit精度,转换速率>10Kb/s,输入电压范围达到0~5V,INL<1/2LSB,系统功耗2.636mW。 An improved double-integral A/D converter was designed. By using two modes of integration, a +5 V individual power supply was realized to overcome the traditional ADC's shortcoming that need double power. Foucusing on input signal range and power consumption optimization, while a gate voltage bootstrapped switch uhilized to ensures the ADC's precision. Design based on CSMC 0.5 I^m 2P3M CMOS process. Simulating with Cadence Spectre shows 10 bit accuracy, conversion rate 〉10 Kb/s, input voltage range 0-5 V, INL 〈1/2 LSB, system power dissipation 2.636 mW was achieved in the case of 5 V supply.
出处 《电子技术应用》 北大核心 2010年第3期60-62,66,共4页 Application of Electronic Technique
关键词 双积分A/D转换器 单电源供电 低功耗 double-integral A/D convener individual power supply low power consumption
  • 相关文献

参考文献10

  • 1DELAGNEC E, BPETON D,LUGIEZ F,et al.A low poser multi-channed singhe pamp ADC with up to 3.2 GH:Virtual Clock, IEEE Trans.Nucl.Sci., 2007,54(10) : 1735-1742.
  • 2FUSAYASU T.A fast integrating ADC using precise time- to-digital conversion IEEE Nuclear Science Symposium Conference Record, 2007.1 : 302-304.
  • 3宋蕴兴,宋志卿,畅卫功.双向电压补偿式双积分A/D转换原理的研究[J].仪器仪表学报,2005,26(9):953-956. 被引量:2
  • 4张强,李攀,田泽,陈贵灿,刘宁.高性能Rail-to-Rail恒定跨导CMOS运算放大器[J].微电子学与计算机,2008,25(3):166-171. 被引量:5
  • 5BAKER R J, LI H W., BOYCE D E.CMOS circuit Design, Layout, and simulation.Piscataway, NJ : IEEE Press, 1998,26.
  • 6BURNS M ,ROBERTS G W.An introduction to Mixed- Signal IC test and measurement, Oxford University Press, 2001,12.
  • 7ISMAIL A,ELMASRY M.A 6bit 1.6 GS/s Low-Power wideband flash ADC converter in 0.13 tLm CMOS technology, Solid-State Circuits, IEEE Journal of Volume 43, Issue 9,2008,43(9) : 1982-1990.
  • 8CAI Jun, RAN Feng,XU Mei Hua.IC Design of 2 Ms/s 10 bit SAR ADC with low power.High Density packaging and Microsystem Integration, 2007.
  • 9JIANG R, FIEZ T S.A 14 bit delta-sigma ADC with 8×OSR and 4 MHz conversion bandwidth in a 0.18 μm CMOS process.Solid-State Circuits, IEEE Journal of Volume 39, Issue 1,2004(6) : 63-74.
  • 10YOO Sang Min,PARK Jong Bum, LEE Seung Hoon,et al A 2.5 V 10 b 120 MS/s CMOS pipelined ADC based on Merged-Capacitor switching.IEEE transactions on circuits and systems-II : Express Briefs, 2004,51(5) : 269-275.

二级参考文献14

  • 1李军,白瑞林,宋蕴兴,尹洪胜.基于新型A/D转换原理的称重显示仪表[J].自动化与仪表,1995,10(5):8-11. 被引量:8
  • 2曹三林,何乐年.一种1.8-V Rail-to-Rail CMOS运算放大器的设计[J].微电子学与计算机,2006,23(11):121-125. 被引量:6
  • 3尤得裴.数字化测量技术[M].北京:机械工业出版社,1980..
  • 4Montecelli D M. A quad CMOS single-supply op amp with rail-to-rail output swing[J]. IEEE J. Solid-Stare Cite., 1986 ,SC- 21 : 1026-1034.
  • 5Hogervorst R. CMOS low-voltage operational amplifiers with constant-gm rail-to-rail input stage[J]. Analog Integrated Circ. Signal Proc., 1994,5(2) : 135-146.
  • 6Huijsing J H, Linebarger D. Low-voltage operational amplifier with rail-to-rail input and output ranges[J]. IEEE J. Solid-S fare Circ., 1985,SC-20:1144-1150.
  • 7Sakurai S, Ismail M. Robust design of rail-to-rail CMOS operational amplifiers for a low power supply voltage[J]. IEEE J. of Solid-State Circuits, 1996,31(2) : 146-156.
  • 8Marc Ryat. Rail to rail operational transconductance amplitier[P]. U.S. Patent 5 208 552, 1993.
  • 9William Redman-White. A high bandwidth constant gm and slew-rate rail-to-rail CMOS input circuit and its application to analog cells for low voltage VLSI systems[J]. IEEE J. of Solid-State Circuits, 1997,32(5) :701-711.
  • 10Hogervorst R, Tero J P, Eschauzier R G H, et al. A compact power-efficient 3V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries [ C]// in Dig. ISSCC'94. San Francisco, CA, 1994:244-245.

共引文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部