期刊文献+

一种适用于空间应用的高速调制系统的设计和实现 被引量:1

Design and Implementation of a High Speed Modulation System for Space Applications
下载PDF
导出
摘要 为了适应空间科学技术的发展,满足空间科学应用系统的数据传输速率、多进制数字调制方式以及实现调制体制灵活性的要求,提出了一种适用于空间应用的高速调制系统的设计与实现方案.该方案采用了基于FPGA和DAC的通信调制技术,可在硬件设计不变的情况下,实现QPSK,8PSK和16QAM等多种调制方式下的高速数据传输.分析了高速调制在硬件实现上的技术难点,解决了高频率高精度同步时钟生成、高速数据转换、宽带调制等技术问题.实测表明,在载频为2 GHz时,该调制系统在8PSK调制下速率可达750 Mbit/s,且调制信号的矢量幅度误差(EVM)仅为3.3%. To meet the requirements of high speed data transmission,multi-level modulation and the system flexibility in space applications,a modulation system design scheme was introduced,which has adopted the new techniques of the FPGA and DAC based communication system,and can be used for high speed data transmission with QPSK,8PSK,QAM or other kinds of digital modalation. The difficulties such as the high speed based-band signal conversion,wide-band modulation,carrier suppression,high frequency and high precision clock generation in the design and implementation of this modulation system are analyzed,and the solutions are also given.The test result shows that this modulation system can satisfy the performance requirements for most space applications.When the carrier frequency is 2 GHz,the transfer data rate of this modulation system with 8PSK modulation is up to 750 Mbit/s,while the EVM(Error Vector Magnitude) of the modulated signal is only 3.3%.
出处 《空间科学学报》 CAS CSCD 北大核心 2010年第2期176-179,共4页 Chinese Journal of Space Science
关键词 高速数传 多进制数字调制方式 8 PSK High speed data transmission Multi-level modulation 8 PSK
  • 相关文献

参考文献3

  • 1Jeger H R. Software Radio: A Modern Approach to Radio Engineering[M]. New Jersey: Prentice Hall PTR, 2002. 208-216.
  • 2Reinhold Ludwig, Pavel Bretchko. RF Circuit Design Theory and Applications[M]. New Jcrsey: Prentice Hall PTR, 2002. 550.
  • 3阮福明,陈曦,何正淼,安琪,王砚方.一种高速高精度时钟的设计与分析[J].数据采集与处理,2005,20(3):351-355. 被引量:4

二级参考文献15

  • 1胡为东.高速PCB中旁路电容的分析[J].今日电子,2004(7):38-41. 被引量:1
  • 2日圭法川.锁相与频率合成[M].北京:国防工业出版社,1988.35-36.
  • 3LMX2306 Data Sheet. LMX2306/LMX2316/LMX2326 PLLatinumTM low power frequency synthesizer for RF personal communications[S]. National Semiconductor, 2002.
  • 4Vaidya C. Phase-locked loop based clock generators[EB]. National Semiconductor Application Note 1006, 1995.
  • 5Holladay K. Design loop filters for PLL frequency synthesizers[J]. Microwaves & RF,1999,38(9):98~104.
  • 6Drakhlis B. Calculate oscillator jitter by using phase-noise analysis[J]. Microwaves & RF,2001,40(1):82~90,157.
  • 7Hajimiri A, Limotyrakis S, Lee T H, et al. Jitter and phase noise in ring oscillators[J]. IEEE Journal of Solid-State Circuits,1999,34(6):790~804.
  • 8Kim B, Weigandt T C, Gray P R. PLL/DLL system noise anaysis for low jitter clock synthesizer design[A]. IEEE Circuits and System ISCAS′94[C].1994.(4):31~40.
  • 9Cai Y, Werner S A, Zhong G J, et al. Jitter testing for multi-Gigabit backplan techniques to decompuse and combine various types of jitter[A]. IEEE International Test Conference[C].2002.700~709.
  • 10Steendam H, Moeneclaey M. The effect of carrier phase jitter on MC-CDMA performance[J]. IEEE Transaction on Communications,1994,47(2):195~198.

共引文献3

同被引文献2

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部