期刊文献+

时间交替ADC系统通道时钟延迟的多频正弦拟合算法 被引量:8

Multi-tone sine wave fit algorithm of channel time delay in time-interleaved ADC system
下载PDF
导出
摘要 时间交替ADC系统(TIADC)各个通道之间存在的时钟延迟失配会导致系统输出信号失真。减小系统输出失真的许多校准方法都是以准确估计各个通道时钟延迟为前提的。利用多频正弦拟合算法对输出数据进行拟合,并结合TIADC系统输出频谱表达式,获得各个通道时钟延迟。该方法不需要专门的测试信号和额外电路,对TIADC系统通道数量及采样率亦无限制。仿真及实验表明,该算法可有效获得TIADC系统的时钟延迟。 Time delay mismatches between each channel cause distortion in the sampled signal in time-interleaved ADC system.In order to calibrate the distortion effectively,it is important to calculate the channel time delays firstly.In this paper,time delay of each channel is obtained by combining multi-tone sine wave fit of TIADC outputs with output spectrum expression.Without using additional circuits and test signals,this method also has no limit on the channel number and sampling rate of TIADC.Simulation and experiment demonstrate that the algorithm can effectively calculate the time delay in TIADC.
出处 《电子测量与仪器学报》 CSCD 2010年第3期244-249,共6页 Journal of Electronic Measurement and Instrumentation
基金 国家自然科学基金(编号:60772145)资助项目
关键词 模数转换 时间交替ADC系统 通道时钟延迟 analog to digital conversion time-interleaved ADC system channel time delay
  • 相关文献

参考文献15

  • 1CONROY C S,CLINE D W,GRAY P R.An 8-b 85-MS/s parallel pipeline A/D converter in 1-_m CMOS[J].IEEE J.Solid-State Circuits.Apr.1993,28 (4):447-454.
  • 2NAKAMURA K,HOTTA M,CARLEY L R.An 85 mW,10b,40 Msample/s CMOS parallel-pipelined ADC[J].IEEE J.Solid-State Circuits.Mar.1995,28 (3):173-183.
  • 3袁亮,古天祥.基于CPLD的多路全并行连续数据采集技术研究[J].电子测量与仪器学报,2006,20(1):56-59. 被引量:18
  • 4黄武煌,王厚军,曾浩.一种超高速并行采样技术的研究与实现[J].电子测量与仪器学报,2009,23(8):67-71. 被引量:30
  • 5MANAR E C,MURMANN B.General Analysis on the impact of phase-skew in Time-interleaved ADCs[J].IEEE.Trans.On Circuits and Systems-I:Regular papers,May.2009,56.
  • 6师奕兵WENG S S,CHIO U F.Statistical spectra and distortion analysis of time-interleaved sampling bandwidth mismatch[J].IEEE.Trans.On Circuits and Systems-II:express briefs,July 2008,55 (7).
  • 7CHRISTIAN V.The impact of combined channel mismatch effects in time-interleaved ADCs.IEEE trans.Instrum.Meas.,Feb.2005,54:415-427.
  • 8潘卉青 田书林.一种噪声情况下多通道时间延迟误差估计方法.仪器仪表学报,2008,29(4):252-255.
  • 9潘卉青,田书林,曾浩,叶芃.一种并行系统时基误差自适应估计方法[J].仪器仪表学报,2009,30(11):2268-2272. 被引量:11
  • 10张昊,师奕兵,王志刚.时间交替ADC系统的一种动态误差补偿方法[J].仪器仪表学报,2009,30(11):2279-2284. 被引量:4

二级参考文献33

  • 1王辰.2Gsps高速数据采集系统关键技术的研究[D].成都:电子科技大学,2007:15-17.
  • 2向川云.一种并行架构的数字存储示波器研究与设计[D].成都:电子科技大学,2009:6-12.
  • 3CUSTODIO F M, VICTOR M G M, CLEMONCIO F M C, et al. A fundamental data acquisition saving block[C]. Puerto Rico:2005 IEEE Nuclear Science Symposium Conference Record, 2005, N14-139: 685-686.
  • 4BEGES G, PUSNIK I, BOJKOVSKI J, et al. Data acquisition module with large number of input[C]. USA:IEEE Instrumentation and Measurement Technology Conference, 2002: 1749-1752.
  • 5ZENG H, WANG H, YE P. Research on the Technology of High-Speed Large-Capacity Data Storage in DSO[A]. Chengdu:ICEMI'2007: 210-213.
  • 6JOHNSON H,GRAHAM M.高速数字设计[M].沈立,朱来文,译.北京:电子工业出版社,2008:294-299.
  • 7JENQ Y C. Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers[J]. IEEE Transactions on Instrumentation and Measurement, 1988,37(2):245-251.
  • 8MITRA S K, PETRAGLIA A. Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer[J]. IEEE Transactions on Instrumentation and Measurement, 1991,40(5):831-835.
  • 9JENQ Y C. Digital spectra of nonuniformly sampled signals-Ⅱ: Digital look - up tunable sinusoidal oscillators [J]. IEEE Transactions on Instrumentation and Measurement, 1998,37(3):358-362.
  • 10JIN H W, LEE E K F. A digital-background calibration technique for minimizing timing-error effects in time- interleaved ADCs[J]. IEEE Transactions on Circuits and Systems, 2000,47(7):603-613.

共引文献52

同被引文献91

引证文献8

二级引证文献65

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部