期刊文献+

SOC软硬件协同仿效系统的通讯协议设计 被引量:1

Communication Protocol for SOC HW/SW Co-Emulation System
下载PDF
导出
摘要 通过对EDA软件仿真器与硬件加速平台的数据传输和信息交换方式的研究,提出并实现了SOC软硬件协同仿效系统的通讯协议。该协议实现了逻辑通道复用技术及端口号寻址的数据传输功能。对基于该协议的SOC软硬件协同仿效系统进行测试试验,结果表明,该协议实现了EDA软件仿真器与硬件加速平台之间数据实时、准确的交换,达到了EDA软件仿真器与硬件加速平台协同仿效的目的。 An extensive communication protocol for SCE-MI was implemented based on time division multiplexing access (TDMA) scheme and port addressing approach. The self-defined communication protocol was tested in SOC HW/SW co-simulation system, where a data packet was transmitted from software side to hardware side. In the hardware side, the data packet ean be read after unpacking and compared with the sent data packet in software side. Experiment result demonstrated that the self-defined communication protocol could work efficiently and in real time.
出处 《微电子学》 CAS CSCD 北大核心 2010年第2期177-181,共5页 Microelectronics
关键词 软件仿真器 硬件加速平台 软硬件协同仿效 SOC 通讯协议 Software simulator Hardware acceleration platform HW/SW co-emulation SOC Communication protocol
  • 相关文献

参考文献11

  • 1BRAHNE D J, COX S, GALLO J, et al. The transaction-based veri[ication methodology [M]. San Francisco: Cadence Berkeley Labs, 2000.
  • 2CAI L, GAJSKI D. Transaction level modeling: an overview[C] //Proc 1st Int Conf Hardware/Software Codesign and System Synthesis. CA, USA. 2003 : 19- 24.
  • 3HASSOUN S, KUDLUGI M, PRYOR D, et al. A transaction-based unified architecture for simulation and emulation [J]. IEEE Trans VLSI Syst, 2005, 13 (2): 278-287.
  • 4LEE J-G, KYUNG C-M. PrePack: predictive packetizing scheme for reducing channel traffic in transaction-level hardware/software co-emulation [J]. IEEE Trans Comp Aid Des Integr Circ and Syst, 2006, 25(10): 1935-1949.
  • 5LIAO Y B, LI P, RUAN A W, et al. Hierarchy communication channel in transaction-level hardware/software co-emulation system [C] // 9th Int Workshop Microprocessor Test and Verification. USA. 2008: 94-99.
  • 6李平,廖永波.软硬件协同仿真通信方法[P].中国专利:200610021609.2,2007.
  • 7李平,廖永波.SOC软硬件一体化设计验证方法[P].中国专利:200610021608.8,2007.
  • 8Intel Corporation. PCI Local Bus Specification, Revision 2.1[M]. USA: Intel Corporation, 1995.
  • 9Accellera. Standard co-emulation modeling interfaoe (SCE- MD reference manual, version 1.0 [Z]. USA: Accellera, 2003.
  • 10LIAOYB, LIP, RUAN AW, et al. AHW/SW co-verification technique for field programmable gate array (FPGA) test[C]// IEEE Circ Syst Int Conf Testing and Diagnosis. Chengdu, China. 2009: 28- 29.

同被引文献11

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部