期刊文献+

考虑重叠度和线长的单元密度平滑方法

Density Smoothing Method Considering Wire-Length and Overlap
下载PDF
导出
摘要 针对目前力指向布局中单元移动式的密度平滑方法存在对优化结果破坏较大、收敛速度较慢的缺点,提出一种考虑重叠度和线长的密度平滑方法(DSAW).该方法结合局部和全局的密度分布来确定单元移动距离,使单元移动中尽量减少对线长的破坏;同时对面积大的单元进行了离散化处理,通过矢量求和来确定大单元的移动距离,减少计算误差.将DSAW嵌入到使用基于扩散的密度平滑方法(DPlace)布局器中的实验结果表明,与DPlace相比,文中方法使线长降低7%,总体运行时间有明显的提高. Current cell migration methods used in force directed analytical placement have deficiency of damaging the results of last iterative placement and influencing the speed of convergence. In this paper, a new density smoothing technique called DSAW (density smoothing aware of wire-length) is presented. DSAW obtains the moving distance by both of the local and the global density distribution while considering the wire-length and overlap simultaneously, and tries to reduce the damage to the wire-length caused by cell migration. The standard cells and the macro blocks crossing multi-bin are separated and by summing the shifting vectors of the discrete modules so as to get a more smooth speed. DSAW is embedded into the global placement process of DPlace and replaces the original diffusion smoothing method, and experimental results show that average HPWL (half perimeter wire-length) reduces 7% and the total runtime is faster than original DPlace.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2010年第4期676-681,688,共7页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(60876026)
关键词 VLSI 力指向布局 混合单元 密度平滑 VLSI force-directed placement mixed-size cell density smoothing
  • 相关文献

参考文献13

  • 1杨铭,来金梅,唐璞山,胡欣,曾璇,童家榕.LowTARP:低温交替改善的模拟退火布局算法[J].计算机辅助设计与图形学学报,2007,19(6):692-697. 被引量:3
  • 2徐宁,洪先龙,董社勤.BBL布局算法研究[J].计算机辅助设计与图形学学报,2004,16(9):1216-1219. 被引量:5
  • 3杨长旗,洪先龙,蔡懿慈.直角多边形布图区域内的二次布局算法[J].计算机辅助设计与图形学学报,2005,17(7):1407-1414. 被引量:3
  • 4Viswanathan N,Pan M,Chu C.FastPlace:an efficient multilevel force-directed placement algorithm[M]//Nam G J,Cong J.Modern Circuit Placement:Best Practices and Results.Heidelberg:Springer,2007:193-228.
  • 5Luo T,Pan D Z.DPlace2.0:a stable and efficient analytical placement based on diffusion[C]//Proceedings of Asia and South Pacific Design Automation Conference,COEX,2008:346-351.
  • 6Viswanathan N,Nam G J,Alpert C J,et al.RQL:global placement via relaxed quadratic spreading and linearization[C]//Proceedings of Design Automation Conference,San Diego,2007:453-458.
  • 7Hu B,Marek-Sadowska M.mFAR:multilevel fixed-points addition-based VLSI placement[M]//Nam G J,Cong J.Modern Circuit Placement:Best Practices and Results.Heidelberg:Springer,2007:229-245.
  • 8Vorwerk K,Kennings A,Vannelli A.Engineering details of a stable force-directed placer[C]//Proceedings of International Conference on Computer-Aided Design,San Jose,2004:26-33.
  • 9Spindler P,Johannes F M.Kraftwerk:a fast and robust quadratic placer using an exact linear net model[M]//Nam G J,Cong J.Modern Circuit Placement:Best Practices and Results.Heidelberg:Springer,2007:59-93.
  • 10Ren H X,Pan D Z,Alpert C J,et al.Diffusion-based placement migration[C]//Proceedings of Design Automation Conference,Anaheim,2005:26-33.

二级参考文献42

  • 1Hong Xianlong, Huang Gang, Cai Yici, et al. Corner block list: An effective and efficient topological representation of non-slicing floorplan[A]. In: Proceedings of IEEE/ACM International Conference on Computer Aided Design, San Jose, 2000. 8~12
  • 2Guo P N, Cheng C K. An o-tree representation of non-slicing floorplan and its applications[A]. In: Proceedings of the 36th Conference on Design Automation, New Orleans, 1999. 268~273
  • 3Guo Peining, Toshihiko Takahashi, Cheng Chungkuan, et al. Floorplanning using a tree representation[J]. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 2001, 20(2): 281~289
  • 4Chang Y -C, Chang Y -W, G -M, et al. B*-trees: A new representation for non slicing floorplans[A]. In: Proceedings of IEEE/ACM International Conference on Computer Aided Design, San Jose, 2000. 458~463
  • 5Glover F. Tabu search-part I[J]. Operations Research Society of America Journal on Computing, 1989, 1(3): 190~206
  • 6Glover F. Tabu search-part II[J]. Operations Research Society of America Journal on Computing, 1990, 2(1): 4~32
  • 7Murata H, Fujiyoshi K, Nakatake S, et al. Rectangle packing-based module placement[A]. In: Proceedings of IEEE/ACM International Conference on Computer Aided Design, San Jose, 1995. 472~479
  • 8Murata H, Fujiyoshi K, Nakatake S, et al. VLSI module placement based on rectangle-packing by the sequence pair[J]. IEEE Transactions on Computer Aided Design, 1996, 15(12): 1518~1524
  • 9Nakatake S, Fujiyoshi S, Murata H, et al. Module placement on BSG structure and IC layout applications[A]. In: Proceedings of IEEE/ACM International Conference on Computer Aided Design, San Jose, 1996. 484~491
  • 10Kim Sung-Soo, Kyung Chong-Min. Global placement of macro cells using self-organization principle [A]. In: Proceedings of IEEE International Symposium on Circuits and Systems,Singapore, 1991. 5:3122~3125

共引文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部