期刊文献+

基于CUDA平台的规则LDPC码的译码实现研究

ON DECODING IMPLEMENTATION OF REGULAR LDPC CODE BASED ON CUDA
下载PDF
导出
摘要 低密度奇偶校验(LDPC)码性能优越,允许全并行高速译码,已经在个人数字设备、移动无线通信等领域显示出了很大的应用价值,极可能取代Turbo码成为第四代移动通信的首选编码方案。NVIDIA公司的CUDA是一种新的用于GPU通用计算的软硬件架构。基于CUDA平台程序员可以写出C风格的代码来启动大量的GPU线程并行工作。基于CUDA平台提出和研究一种AWGN信道下的规则LDPC码的译码实现方案。仿真实验对LDPC码译码的CPU实现和CUDA实现的性能作了详细比较。研究表明CUDA能够带来明显的性能提升。 Low Density Parity Check(LDPC) codes have good performance and their high-speed decoding can be implemented in full parallel,so they have shown large potential in many application fields such as personal digital devices,mobile wireless communication and so on,they are quite possible to supersede the Turbo codes as the preferred coding scheme for mobile communication of the 4th generation.NVIDIA's CUDA is a new hardware and software architecture for general-purpose computation on GPU.On CUDA the programmers can write C-like codes to run a lot of GPU thread parallel works simultaneously.In this study we investigated decoding implementation of regular LDPC codes on CUDA based on AWGN channel.The performances of decoding the LDPC code on CPU and on CUDA are compared in detail based on simulation results.It is shown that CUDA can bring drastic acceleration in performance.
出处 《计算机应用与软件》 CSCD 2010年第4期230-232,266,共4页 Computer Applications and Software
关键词 CUDA平台 计算密集型任务 并行计算 LDPC码 迭代译码 CUDA Computation-intensive tasks Parallel computing LDPC codes Iterative decoding
  • 相关文献

参考文献9

  • 1Gallager R G.Low density parity check codes[J].IRE Trans.Inform.Theory,1962,IT-8:21-28.
  • 2MacKay D J C,Neal R M.Good codes base on very sparse matrices[C]//Cryptography and Coding,5th IMA Conference,1995:100-111.
  • 3Kou Y,Lin S,Fossorier M P C.Low-density parity-check codes based on finite geometries:a rediscovery and new results[J].IEEE Transactions on Information Theory,2001,47(7):2711-2736.
  • 4Kyuhyuk Chung,Jun Heo.Improved Belief Propagation (BP) Decoding for LDPC Codes with a large number of short cycles[C]//Vehicular Technology Conference,2006.VTC 2006-Spring.IEEE 63rd,2006,3:1464-1466.
  • 5Spagnol,Christian,Marnane,et al.FPGA Implementations of LDPC over GF(2m) Decoders[C]//Signal Processing Systems,2007 IEEE Workshop on 17-19,2007:273-278.
  • 6John Owens.Streaming Architectures and Technology Trends in GPU Gems 2[M].Edited by Matt Pharr,Addison Wesley,2005:457-470.
  • 7NVIDIA CUDA Programming Guide 1.0[EB/OL].http://www.nvidia.com/object/cuda_Develop.html.
  • 8Tanner M.A recursive approach to low complexity codes[J].IEEE Transactions on Information Theory,1981,IT-27(5):533-547.
  • 9Behairy H,Chang S C.Parallel Concatenated Gallagher Codes[J].Electronics Letters,2000,36(24):2025-2026.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部