期刊文献+

数模混合边界扫描技术的研究现状与进展 被引量:5

Present Situation and Development of Mixed-Signal Boundary Scan Technology
下载PDF
导出
摘要 数模混合电路的集成度和复杂度不断提高,电路测试的难度越来越大,混合信号边界扫描技术的推出为数模混合电路的测试提供了一种有效解决方案;文章以近年来国内外有关的文献报道为依据,对目前混合信号边界扫描技术的测试规范及测试方法进行系统的归纳,重点对该技术的新应用、新进展和发展动态进行详细介绍;针对混合信号边界扫描技术应用过程中遇到的实际问题提出了急需研究解决的主要关键技术,最后总结了该技术的发展方向和应用前景。 It is difficulty to test due to the increasing demands for high complexity and high-integration mixed-signal circuit. Mixed -signal boundary-scan technology has been proposed to be an effective scheme for the testing of mixed-signal circuit. A summary of the specifications and methods of mixed-signal boundary-scan test is given by analyzing the concerned literatures published in recent years. The new applications and developments are discussed as emphases. This paper raised the key techniques that should be developed to resolve the problems existing in present situation of mixed-signal boundary scan technology. Finaily, concluded the development of the technology direction and application prospects.
作者 雷加 李延平
出处 《计算机测量与控制》 CSCD 北大核心 2010年第4期734-737,共4页 Computer Measurement &Control
基金 国防预研基金资助项目(51323XXXXXX) 广西研究生教育创新计划资助项目(2009105950804M33)
关键词 混合信号 边界扫描 可测性设计 mixed-signal boundary sean design for testability
  • 相关文献

参考文献29

  • 1San-Um W,Tachibana M.An On-Chip Analog Mixed-Signal Testing Compliant with IEEE 1149.4 Standard Using Fault Signature Characterization Technique[A].The 6th ECTI[C].2009,592-595.
  • 2Hannu J,Moilanen M.Methods of Testing Discrete Semiconductors in the 1149.4 Environment[J].Electron Test,2007,23:581-592.
  • 3IEEE Std 1149.1-2001.IEEE Standard Test Access Port and Boundary Scan Architecture[S].IEEE Standard Board,2001.
  • 4IEEE Std 1149.4.IEEE Standard For Mixed-Signal Test Bus[S].IEEE Standard Board,2000.
  • 5National Semiconductor Inc.STA400EP[EB/OL].http://www.national.com/pf/ST/STA400EP.html.2004.
  • 6Saikkonen T,et al.Calculating the Values of Passive Components in 1149.4 Environment[A].The 3rd IEEE International Board Test Workshop[C].2004,1-10.
  • 7Gorodetsky A.Bridge For On-Board And On-Chip 1149.4 Compliant Testability[A].The 4th IEEE International Board Test Workshop[C].2005.
  • 8Duzevik I.Preliminary Results of Passive Component Measurement Methods Using an IEEE 1149.4 Compliant Device[A].The 1st IEEE International Board Test Workshop[C].2002.
  • 9Saikkonen T,et al.Some Methods to Calculate the Values of Passive Components from the Measurements Made with an 1149.4 Compliant Device[A].The 2nd IEEE International Board Test Workshop[C].2003,1-10.
  • 10Saikkonen T,Moilanen M.Component Value Calculations and Characterizations for Measurements in the IEEE 1149.4 Environment[J].Electron Test,2007,23:569 579.

二级参考文献12

  • 1王隆刚,杨江平,李桂祥,徐子闻.基于边界扫描的VLSI互连网络故障诊断研究[J].空军雷达学院学报,2003,17(1):41-44. 被引量:1
  • 2侯伯亨.VHDL硬件描述语言与数字逻辑电路设计[M]修订版[M].西安电子科技大学,1999..
  • 3IEEE Std 1149.1b-1994 Supplement to IEEE Std 1149.1-1990, IEEE Standard Test Access Port and Boundary-Scan Architecture[S].
  • 4IEEE.IEEE standard test access port and boundary-scan architecture[S].2001.
  • 5IEEE.IEEE standard for a mixed signal test bus[S].IEEE Computer Society,1999.
  • 6KLIC.JTAG Analog Extension Test Chip[Z].IEEE P1149.4 Working Group.
  • 7Lofstrom K.Early Capture for Boundary Scan Timimi Measurements[J].ITC,1996.
  • 8Su C C,Chen Y T.Crosstalk effect removal for analog measurement in analog test bus[J].0-7695-0613/00,IEEE,2001.
  • 9Su C C,Chen Y T.Intrinsic response extraction for the removal of the parasitic effects in analog test bus[J].0278-0070,IEEE,2000.
  • 10陈光禹 潘中良.可测试性设计技术[M].北京:电子工业出版社,1997..

共引文献8

同被引文献16

  • 1Collins.Pete.Extensions to the IEEE 1149.1 Boundary-Scan Standard[S].EDN.2005,9(18):81.
  • 2Quiros-Olozabal A,Cifredo-CHacon M A.A new algorithm for the selection of control cells in boundary-scan interconnect test[J].Journal of Electronic Testing,2009,25(2):75-78.
  • 3陈光禹 潘中良.可测性设计技术[M].北京:电子工业出版社,1997..
  • 4“IEEE Standard Test Access Port and Boundary-Scan Architecture”,IEEE Standard 1149.1-2001,IEEE Standards Board,345 East 47th St.New York NY 10017,2001.
  • 5IEEE Standards Assocaition. IEEE Standard for Test Access Port and Boundary-Scan Architecture[S].2013.
  • 6IEEE Standards Assocaition. IEEE Standard for a Mixed-Signal Test Bus[S].2011.
  • 7IEEE Computer Society. IEEE Standard for Module Test and Maintenance Bus (MTM-Bus) Protocol[S]. 1995.
  • 8Vilhena J, Fidalgo A, Felgueiras M. A demonstration circuit to support e-learning on IEEE 1149.1/4 infrastructures[C]. 11 th International Conference on Remote Engineering and Virtual Instrumentation (REV). 2014:403-408.
  • 9曹子剑,杜舒明.边界扫描在带DSP芯片数字电路板测试中的应用[J].电子工程师,2008,34(3):12-14. 被引量:6
  • 10陈亮,胡善伟.边界扫描技术及其应用[J].航空计算技术,2009,39(1):128-130. 被引量:13

引证文献5

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部