期刊文献+

一种针对软错误的流水线电路加固方案

A Pipeline-Circuit Harden Method for Soft Error Tolerance
原文传递
导出
摘要 针对纳米级工艺下瞬态故障引发的软错误可能造成电路失效这一问题,提出一种容软错误的流水线电路加固方案.该方案面向软错误的主要诱因——单事件翻转(single event upset,SEU),利用新型的容错结构锁存器(radiation hardened by design latch,RHBDL),构造高可靠性的触发器RHBD-DFF,对电路中原始时序单元进行加固,同时对流水线电路进行了软错率理论分析.考虑到加固所带来的附加开销,采取选择性加固的策略,对电路中的关键时序单元进行加固.实验结果表明,基于开销限制前提的选择性加固,能够达到以低开销代价换取高容错性能的目的. Soft error caused by transient faults can lead to circuit failures of nanometer manufacturing process.This paper proposes a circuit harden method for soft-error-tolerance.The method aims at SEU(single event upset),which is main inducements of soft error,by using a new soft-error-tolerance latch structure(RHBDL,radiation hardened by design latch),and constructs a high reliable element RHBD-DFF to harden original ones in pipeline circuits.Soft error analysis is taken on.Considering overhead restrictions,sequential elements which are critical in circuits are hardened based on selective hardening method.The random faults injection experiments results indicate that this method can use less overhead to obtain more error-tolerance by selectively hardening critical elements.
出处 《武汉大学学报(理学版)》 CAS CSCD 北大核心 2010年第2期240-244,共5页 Journal of Wuhan University:Natural Science Edition
基金 国家自然科学基金重点资助项目(60633060) 国家自然科学基金资助项目(60876028) 高等学校博士学科点专项科研基金资助项目(200803590006) 安徽省海外高层次人才项目(2008Z014)
关键词 软错误 软错误率 锁存器 触发器 电路加固 soft error soft error rate latch flip-flop circuit harden
  • 相关文献

参考文献11

  • 1Mitra S, Seifert N, Zhang M,etal. Robust system design with built-in soft-error resilience[J]. Computer, 2005,38(2) :43-52.
  • 2黄海林,唐志敏,许彤.龙芯1号处理器的故障注入方法与软错误敏感性分析[J].计算机研究与发展,2006,43(10):1820-1827. 被引量:31
  • 3绳伟光,肖立伊,毛志刚.用于电路级仿真软故障注入的自动化方法[J].计算机辅助设计与图形学学报,2009,21(3):346-353. 被引量:9
  • 4龚锐,陈微,刘芳,戴葵,王志英.FT51:一种容软错误高可靠微控制器[J].计算机学报,2007,30(10):1662-1673. 被引量:14
  • 5Garg R, Jayakumar N, Khatri S P, et al. A design approach for radiation-hard digital electronics [C]// 43rd ACM/IEEE Design Automation Conference, San Francisco: IEEE Circuits and Systems Society, 2006.
  • 6Nieuwland A K, Jasarevic S, Jerin G. Combinational logic soft error analysis and protection [C]//12th IEEE International On-Line Testing Symposium, Lake of Como : IEEE Computer Society, 2006.
  • 7Fazeli M, Patooghy A, Miremadi S G,etal. Feedback redundancy: a power efficient SEU-tolerant latch design for deep sub-micron technologies[C]//37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, Edinburgh: IEEE Comput er Society,2007.
  • 8Huang Zhengfeng, Liang Huaguo. A novel radiation hardened by design latch[J]. Journal of Semiconductors, 2009,30(3) : 35007.
  • 9Zoellin C G, Wunderlieh H J, Polian I,etal. Selective hardening in early design steps[C]//13th Proceedings of European Test, Verbania:IEEE Computer Society, 2008.
  • 10Hill E L, Lipasti M H, Saluja K K. An accurate flipflop selection technique for reducing logic SER[C]// IEEE International Conference on Dependable Systems and Networks With FTCS and DCC, Alaska: IEEE; Computer Society,2008.

二级参考文献70

  • 1黄海林,唐志敏,许彤.龙芯1号处理器的故障注入方法与软错误敏感性分析[J].计算机研究与发展,2006,43(10):1820-1827. 被引量:31
  • 2Baumann R. Soft errors in advanced computer systems [J]. IEEE Design & Test of Computers, 2005, 22(3) : 258-266
  • 3Leveugle R, Ammari A. Early SEU fault injection in digital, analog and mixed signal circuits: a global flow [C] // Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'04), Paris, 2004: 590- 595
  • 4Choi G S, Iyer R K. FOCUS: an experimental environment for fault sensitivity analysis [J]. IEEE Transactions on Computers, 1992, 41(12): 1515-1526
  • 5Thaker P A, Agrawal V D, Zaghloul M E. A test evaluation technique for VLSI circuits using register-transfer level fault modeling [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003, 22(8): 1104-1113
  • 6Sugihara M, Ishihara T, Hashimoto K, et al. A simulation based soft error estimation methodology for computer systems [C] //Proceedings of the 7th International Symposium on Quality Electronic Design, San Jose, 2006: 196-203
  • 7Cha H, Rudnick E M, Patel J H, et al. A gate-level simulation environment for alpha particle-induced transient faults [J]. IEEE Transactions on Computers, 1996, 45(11) : 1248-1256
  • 8Karnik T, Hazucha P, Patel J. Characterization of soft errors caused by single event upsets in CMOS processes [J]. IEEE Transactions on Dependable and Secure Computing, 2004, 1(2): 128-143
  • 9Miskov-Zivanov N, Marculescu D. MARS-C: modeling and reduction of soft errors in combinational circuits [C] // Proceedings of the 43rd Annual Conference on Design Automation, San Francisco, 2006:767-772
  • 10Dhillon Y S, Diril A U, Chatterjee A, et al. Analysis and optimization of Nanometer CMOS circuits for soft-error tolerance [J]. IEEE Transactions on Very Large Scale Integration Systems, 2006, 14(5) : 514-524

共引文献45

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部