期刊文献+

保证QoS的片上网络路由算法研究 被引量:3

Research on Routing Algorithm of Network on Chip Guaranteeing QoS
下载PDF
导出
摘要 路由算法在片上网络的服务质量保证机制中具有非常重要的地位,本文分析DyAD算法在路由过程中可能会选择一条非最短路径从而导致跳数增加,增大延迟导致服务质量性能下降。对此本文在DyAD基础上提出了一种改进型算法,该算法以确保尽可能地选择最短路径进行路由保证服务性能。仿真结果表明该改进算法可以有效减小延迟,改善性能,提供较好的服务质量保证。 Routing algorithm occupies an important place in the QoS of NoC. This paper analyzes DyAD algorithm which may select a non-shortest route to make the hops increasing, to prolong the delay and to make the performance of the QoS decreasing rapidly. So the paper presents an improved algorithm based on DyAD. It can ensure as far as possible to choose the shortest path routing to guarantee service performances. Simulation results show that the improved algorithm can effectively reduce delays, improve performance and provide better assurance of QoS.
作者 宁欢 王长山
出处 《计算机与现代化》 2010年第5期115-118,121,共5页 Computer and Modernization
关键词 片上网络 改进动态适应的确定性选择路由算法 服务质量 NoC improved DyAD routing algorithm QoS
  • 相关文献

参考文献14

  • 1Dally W J,Towles B.Route packets,not wires:on-chip interconnection networks[C]//Proceedings of Design Automation Conference.Las Vegas,Nevada,USA,2001:684-689.
  • 2杨敏华,谷建华,周兴社.片上网络[J].微处理机,2006,27(5):28-30. 被引量:2
  • 3卢强,姚放吾.片上网络的分析与设计[J].航空计算技术,2007,37(2):127-130. 被引量:2
  • 4De Micheli G,Benini L.Networks on chip:A new paradigm for systems on chip design[C]//Proceedings of Design Automation and Test in Europe Conference and Exhibition.Paris,France,2002:418-419.
  • 5Liang J,et al.aSoC:A scalable,single-chip communications architecture[C]//IEEE International Conference on Parallel Architectures and Compilation Techniques.2000:37-46.
  • 6Harmanci M D,et al.Quantitative modelling and comparison of communication schemes to guarantee quality-of-service in networks-on-chip[C]//IEEE International Symposium on Circuits and Systems.2005,2:1782-1785.
  • 7Rijpkema E,Goossens K,Radulescu A,et al.Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip[C]//IEEE Proceedings:Computers and Digital Techniques.2003,1:294-302.
  • 8Chakravorty R,Kar S,Farjami P.End-to-end internet quality of service(QoS):An overview of issues,architectures and frameworks[C]//Proceedings of IEEE Third International Conference on Information Technology.Bhubaneswar,India,2000:1-6.
  • 9Agarwal A,Mustafa M,Pandya A S.QoS driven network-on-chip design for real time systems[C]//Proceedings of Canadian Conference on Electrical and Computer Engineering.2006:1291-1295.
  • 10Kim M,Kim D,Sobelman G E.Network-on-chip quality-of-service through multiprotocol label switching[C]//Proceedings of 2006 IEEE International Symposium on Circuits and Systems.2006:1840-1843.

二级参考文献16

  • 1[1]Tang Lei,Shashi Kumar.Algorithms and Tools for Network on Chip Based System Design[J].Proceedings of the 16th Symposium on Integrated Circuits and Systems Design,2003.
  • 2[2]Radu Marculescu.Networks-on-Chip:The Quest for On-Chip Fault-Tolerant Communication[J].Proceeding of the IEEE Computer Society Annual Symposium on VLSI,2003.
  • 3[3]Luca Benini,Giovanni De Micheli.Networks on Chip:A New Paradigm for Systems on Chip Design[J].Proceedings of the 2002 Design,Automation and Test in Europe Conference and Exhibition,2002.
  • 4[4]Z C Yu,S B Furber and L A Plana.An Investigation into the Security of Self-Timed Circuits[J].Proc.9th IEEE Asynchronous Circuits and Systems (Async),IEEE CS Press,Los Alamitos,Calif.,2003.
  • 5[5]ARM Ltd.AMBA,Advanced Microcontroller Bus Architecture Specification[EB/OL].Rev 2.0,May 1999.
  • 6[6]A Hemani,A Jantsch,S Kumar,A Postula,J Oberg,M Millberg,and D Lindqvist.Network on Chip:An architecture for billion transistor era[J].Proc.Of the IEEE NorChip Conference,Nov.2000.
  • 7[7]M Sgroi,et al.Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design[J].Proc.of the 38th Design Automation Conference,Jun.2001.
  • 8[8]W Dally,and B Towles.Route Packets,Not Wires:On-Chip Interconnection Networks[J].Proc.of the Design Automation Conference,Jun.2001.
  • 9L.Benini and G.De Micheli,Networks on Chips:A New SoC Paradigm[J].IEEE Computer,Jan.2002,pp.70 -78.
  • 10S.Gunther,F.Binns,D.M.Carmean,and J.C.Hall,Managing the impact of increasing microprocessor power consumption[J].Intel Technology Journal,2001.

共引文献2

同被引文献22

  • 1顾华玺,刘增基,王琨,谢启明.Torus网络中分布式自适应路由算法[J].西安电子科技大学学报,2006,33(3):352-358. 被引量:11
  • 2付方发,张庆利,王进祥,喻明艳,孙玉峰.支持多种流量分布的片上网络性能评估技术研究[J].哈尔滨工业大学学报,2007,39(5):830-834. 被引量:8
  • 3W. Dally and B. Towles. Route packets , not wires : onchip interconnection networks[J] . Proc. the Des- ignAutomation Conference, Las Vegas, NV, 2001, 41 (4) : 684 -689.
  • 4Mikael Millberg, Erland Nilsson, Rikard Thid, et ak The Nostrum backbone - a communication protocol stack for networks on chip[C]. In Proceedings of the VLSI Design Conference, Mumbai, India, January 2004 : 693-696.
  • 5J.Duato,s.Yalamanchili,LNi.并行计算机互连网络技术——一种工程方法[M].谢伦国,等译.北京:电子工业出版社,2004.
  • 6M. Dehyadgari,M. Nickray, A. Afzali-kusha, Z. Navabi: Evaluation of Pseudo Adaptive XY Routing Using an Object OrientedModel for NOC[C]. The 17th International Conference on Microelectronies, December 2005 : 13-15 .
  • 7Glass C J, Ni L M. The turn model for adaptive routing[J]. Journal of the ACM (JACM). 1994, 41(5): 874-902.
  • 8J. Hu, tL Marculescu. DyADSmart Routing for Networks-on-Chip Proceedings[C], 41st Design Auto- mation Conference, 2004 : 260-263.
  • 9Cypher R, Gravano L. Requirement s for Deadlock2Free , Adaptive Packet Routing[J] . SIAM J on Computing, 1994,23(6) : 1262-1274.
  • 10Li M, Zeng Q A, Jone W I3. DyXY. a proximity con- gestion-aware deadlock-free dynamic routing method for network on chip[C]. 43rd ACM/IEEE Design Automation Conference. San Francisco, CA, USA: ACM Press, 2006 : 849-852.

引证文献3

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部