期刊文献+

改进型双频段低噪声放大器设计 被引量:4

Design of an Advanced Dual-Band Low Noise Amplifier
下载PDF
导出
摘要 设计了一种电流复用结构的双频段低噪声放大器,其中心频率为900 MHz和1 900 MHz。为减少芯片面积和提高电路性能,给出了一种改进的输入端和级间匹配网络,利用小电感LC网络代替大电感的栅极电感Lg和级间电感Ld1。仿真结果表明:该低噪放在两个需要的频带内功率增益(S21)大于16.0 dB;输入反射系数(S11)小于-18.6 dB;输出反射系数(S22)小于-12 dB;反向隔离(S12)小于-40 dB;噪声系数(NF)小于2.8 dB;线性度(IP3)大于-9.5 dBm。设计采用SMIC 0.18μmCMOS工艺,功耗为8.64 mW,电源电压1.8 V。 A dual-band current reuse low noise amplifier(LNA) with the center frequencies of 900 MHz and 1 900 MHz respectively is designed.The advanced input and inter-stage matching networks of dual-band LNA are proposed in order to reduce chip size and improve performance of LNA,where LC network with small inductor is adopted instead of gate and inter-stage inductors with large inductance value.The simulation results show that the LNA has the power gain(S21) of more than 16.0 dB,input response(S11) of less than-18.6 dB,output response(S22) of less than-12 dB,high reverse isolation(S12) of less than-40 dB,noise figure(NF) of less than 2.8 dB,and linearity(IIP3) of more than-9.5 dBm in two interest bands.SMIC 0.18 μm CMOS process is used in the design.The power consumption is 8.64 mW under the DC voltage of 1.8 V.
出处 《电子器件》 CAS 2010年第2期174-177,共4页 Chinese Journal of Electron Devices
基金 国家自然科学基金资助(60776052)
关键词 低噪声放大器 双频段 并联LC网络 电流复用 LNA dual-band parallel LC network current reuse
  • 相关文献

参考文献10

  • 1Lu L H,Hsieh H H,Wang Y S.A Compact 2.4/5.2 GHz CMOS Dual-Band Low-Noise Amplifier[J].IEEE Microwave Wireless Components Letters,2005,15(10):685-687.
  • 2Agnelli F,Albasini G,Bietti I,et al.Wireless Multi-Standard Terminals:System Analysis and Design of a Reconfigurable RF Front-Dnd[J].IEEE Circuits and Systems Magazine,2006,6(1):38-59.
  • 3Martins M A,Fernandes J R,Silva M M.Multi-Band Combined LNA and Mixer[C].Circuits and Systems,2008.ISCAS 2008.IEEE International Symposium on,2008,18-21:920-923.
  • 4景一欧,李勇,赖宗声,孙玲,景为平.基于0.18μm CMOS工艺的2.4/5.2GHz双频段LNA的设计[J].电子器件,2007,30(4):1144-1147. 被引量:2
  • 5Pietro Andreani,Henrik Sjoland.Noise Optimization of an Inductively Degenerated CMOS Low Noise Amplifier[J].IEEE Transactions on Circuits and Systems,2001,48(9):835-841.
  • 6Shaeffer D K,Lee T H.A 1.5 V 1.5 GHz CMOS Low Noise Amplifier[J].IEEE J Solid-State Circuits,1997,32(5):745-759.
  • 7Lee T H.The Design of CMOS Radio-Frequency Intergrated Circuits[M].Cambridge:Cambridge University Press,1998:287.
  • 8杨帆 任军 郑薇.宽带CMOS低噪声放大器.电子科技大学研究生学报,2006,36:40-44.
  • 9Yi-Jing Lin,Shawn S.H.Hsu,Jun-De Jin,C.Y.Chan,et al.A 3.1-10.6 GHz Ultra-Wideband CMOS Low Noise Amplifier with Current-Reused Technique[J].IEEE Micowave and Wireless Components Letters,2007,17(3):232-234.
  • 10Mou Shouxian,Ma jian-Guo,Yeo kiat Seng,et al.A Modified Architecture Used for Input Matching in CMOS Low-Noise Amplifiers[J].IEEE Transactions on,2005,52(11):784-788.

二级参考文献9

  • 1Massimo Brandolini,Paolo Rossi,Danilo Manstretta,et al.Toward Multi-Standard Mobile Terminals-Fully Integrated Receivers Requirements and Architectures[J].IEEE Trans.Microwave Theory Tech,March 2005,53(3):1026-1038.
  • 2Lu Liang-Hung,Hsieh Hsieh-Hung,Wang Yu-Shun.A Compact 2.4/5.2 GHz CMOS Dual-Band Low-Noise Amplifier[J].IEEE Microwave and Wireless Components Letters,October 2005,15(10):685-687.
  • 3Li Zhenbiao,Richard Quintal,Kenneth K.O.A Dual-Band CMOS Front-End With Two Gain Modes for Wireless LAN Applications[J].IEEE Journal of Solid-State Circuits,Nov.2004,39(11):2069-2073.
  • 4Kishore Rama Rao,Wilson J.,Ismail M.A CMOS RF Front-End for a Multistandard WLAN Receiver[J].IEEE Microwave and Wireless Components Letters,May 2005,15(5):321-323.
  • 5Agnelli F,Albasini G,Bietti I.et al.Wireless Multi-Standard Terminals:System Analysis and Design of a Reconfigurable RF Front-end[J].IEEE Circuits and Systems Magazine,First Quarter 2006,6(1):38-59.
  • 6Hossein Hashemi,Hajimiri A.Concurrent Multi-Band Low-Noise Amplifier-Theory,Design,and Applications[J].IEEE Trans.Microwave Theory Tech,Jan 2002,50:288-301.
  • 7Trung-Kien Nguyen,Chung-Hwan Kim,Gook-Ju Ihm,et al.CMOS Low-Noise Amplifier Design Optimization Techniques[J].IEEE Trans.Micro-Wave Theory Tech,May 2004,52:1433-1442.
  • 8Van Der Ziel A,Noise in Solid-State Devices and Circuits[M].New York:Wiley,1986.
  • 9Goo Jung-Suk,Ahn Hee-Tae,Ladwig D J.et al.A Noise Optimization Technique for Integrated Low-Noise Amplifiers[J].IEEE J Solid-State Circuits,Aug 2002,37:994-1002.

共引文献1

同被引文献21

  • 1殷吉辉,杨华中.一种双频段CMOS低噪声放大器[J].微电子学,2007,37(3):403-406. 被引量:5
  • 2也保勇,余志平,石秉学.CMOS射频集成电路分析与设计[M].北京:清华大学出版社,2006:197-199,226-228.
  • 3Chen Xuan, Feng Quanyuan. A New Configuration of Differential CMOS LNA[ C ]. Korea:The IEEE international Confer- ence on industrial informatics ,2008:635 - 638.
  • 4Lee T H. The Design of CMOS Radio-Frequency Intergrated Circuits [ M ]. Cambridge:Cambridge university Press, 1998: 287.
  • 5Zhuo W, Li X, Shekhar S, etal. A Capacitor Cross-Coupled Common-Gate Low-Noise Amplifier[J]. IEEE Transactions on circuits and systems-Ⅱ :Express Briefs,2005,52 (12): 875-879.
  • 6Xiaohua Fan, Heng Zhang, Edgar S6nchez-Sinencio. A Noise Reduction and Linearity Improvement Technique for a I)if- ferential Cascode LNA[ J]. IEEE Journal of solid-state circuits, 2008, 43 (3) : 588 -599.
  • 7刘长军,黄卡玛,闰丽萍.射频通信电路设计[M].北京:科学出版社,2007.
  • 8Aly Ismail,Asad A Abidi. A 3--10 GHz low noise am- plifier with wideband LC-Ladder matching network EJ~- IEEE Journal of Solid-State Circuits, 2004, 39 (12) : 2269-2277.
  • 9毕查德·拉扎维.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003:337-338.
  • 10王良坤,马成炎,叶甜春.2.4GHzCMOS低噪声放大器设计[J].微电子学,2008,38(2):262-266. 被引量:7

引证文献4

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部