期刊文献+

嵌入式SRAM测试算法及其诊断实现 被引量:6

Test Algorithm and Diagnosis Implementation for Embedded SRAM
下载PDF
导出
摘要 为有效定位和识别嵌入式静态随机访问存储器(SRAM)中的各种故障,改进SRAM的设计和生产流程,提出一种有效的March19N(N表示存储器的深度)测试算法.把故障注入64×8位的SRAM;再将测试算法的读/写操作转化为控制器的控制状态,并设计带诊断支持功能的内建自测试(BIST)模块;最后用该BIST模块测试注入的故障,并对测试数据进行比较与合成,从而实现故障的测试和定位.通过对仿真实验结果的分析,得出了包括固定型故障、开路故障、跳变故障、跳变耦合故障、幂等耦合故障、状态耦合故障和地址译码故障在内的故障字典表;并由此得出各类故障所具有的不同的故障识别标志,表明文中算法具有较高的故障分辨率. This paper proposes an effective March 19N(N represents the address number of memory) test algorithm for an effectively detecting fault locations and identifying variety fault types which produces in the embedded static random access memory(SRAM),consequently improving the design and manufacture process of SRAM.Firstly,faults injection into a 64 × 8-bit SRAM;Secondly,read and write operations of the algorithm are translated into the states of controller,and then design a built-in self-test(BIST) with diagnostic support module;Finally,using the BIST module test the injection faults,then comparing and synthesizing the test data,in order to achieve faults testing and location.When analyzing simulation results,a fault dictionary is constructed for stuck-at fault,stuck-open fault,transition fault,inversion coupling fault,idempotent coupling fault,state coupling fault and address decoder fault.The fault dictionary shows that faults have different fault signature,similarly,it also shows that the algorithm has a completely diagnostic ratio.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2010年第5期865-870,共6页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(90505013 60871009)
关键词 SRAM BIST 故障字典表 故障识别标志 故障分辨率 SRAM BIST fault dictionary fault signature diagnostic ratio
  • 相关文献

参考文献13

  • 1Allan A,Edenfeld D,Joyner J Y W H,et al.2001 technology roadmap for semiconductors[J].Computer,2002,35(1):42-53.
  • 2周清军,刘红侠,吴笑峰,王江安,胡仕刚.嵌入式SRAM的优化修复方法及应用[J].计算机辅助设计与图形学学报,2008,20(10):1276-1281. 被引量:3
  • 3江建慧,朱为国.嵌入式存储器的内建自测试和内建自修复[J].同济大学学报(自然科学版),2004,32(8):1050-1056. 被引量:12
  • 4Hasan W Z W,Halin I A,Sidek R,et al.A fault syndromes simulator for random access memories[J].European Journal of Scientific Research,2008,23(1):13-24.
  • 5Li J F,Cheng K L,Huang C T,et al.March-based RAM diagnosis algorithms for stuck-at and coupling faults[C] //Proceedings of IEEE International Test Conference,Baltimore,2001:758-767.
  • 6王晓琴,黑勇,吴斌,乔树山.嵌入式存储器MBIST设计中内建自诊断功能研究[J].电子器件,2005,28(4):893-896. 被引量:3
  • 7Dean Adams R.Advances in electronic testing:challenges and methodologies[M].Heildberg:Springer,2006:263-300.
  • 8Bosio A,Natale G D.March test BDN:a new March test for dynamic faults[J].Journal of Control Engineering and Applied Information,2008,10(2):3-9.
  • 9Hamdioui S,AL-Ars Z,Van de Goor A],et al.Dynamic faults in random-access-memories:concept,fault models and tests[J].Journal of Electronic Testing:theory and Applications,2003,19(2):195-205.
  • 10Harutunyan G,Vardanian V A,Zorian Y,et al.Minimal March tests for dynamic faults in random access memories[C]Proceedings of the 11th IEEE European Test Symposium,Washington D C,2006:43-48.

二级参考文献46

  • 1陆思安,何乐年,沈海斌,严晓浪.嵌入式存储器内建自测试的原理及实现[J].固体电子学研究与进展,2004,24(2):205-208. 被引量:15
  • 2陈建,赵长虹,周电,周晓方.考虑热点及热量分布系统级芯片的测试规划[J].计算机辅助设计与图形学学报,2006,18(1):46-52. 被引量:1
  • 3Sivaram A T,Fan D,Yin A.Efficient embedded memory testing with APG[A].Proc of Int'l Test Conf[C].Washington D C:IEEE Computer Society Press,2002.47-54.
  • 4Kim I,Zorian Y,Komoriya G.Built-in self-repair for embedded high density SRAM[A].Proc of Int'l Test Conf[C].Washington D C:IEEE Computer Society Press,1998.1112-1119.
  • 5Jain S K,Stroud C E.Built-in self-testing of embedded memories[J].IEEE Design and Test of Computers,1986,3(5):27-37.
  • 6Tehranipour M H,Navabi Z.An efficient BIST method for testing of embedded SRAMs[A].Proc IEEE Int'l Symp on Circuits and Systems[C].Sydney:IEEE Computer Society Press,2001.73-76.
  • 7Schanstra I,Goor A.Industrial evaluation of stress combination for March tests applied to SRAMs[A].Proc of Int'l Test Conf[C].Washington D C:IEEE Computer Society Press,1999.983-992.
  • 8Hamdioui S.March SS:A test for all static simple RAM faults[A].Proc IEEE Int'l Workshop on Memory Technology,Design,and Testing [C].Washington D C:IEEE Computer Society Press,2002.95-100.
  • 9Banerjee P,Abraham J.Characterization and testing of physical failures in MOS logic circuits[J].IEEE Design and Test of Computers,1984,1(8):76-86.
  • 10Shen J,Maly W,Ferguson F.Inductive fault analysis of MOS integrated circuits[J].IEEE Design and Test of Computers,1985,2(12):13-26.

共引文献14

同被引文献51

引证文献6

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部