期刊文献+

高精度Sigma-delta调制器系统设计和仿真 被引量:2

Systematic Design and Simulation of a High Resolution Sigma-delta Modulator
下载PDF
导出
摘要 提出了一种基于MATLAB/SIMULINK sigma-delta(ΣΔ)调制器系统设计与仿真的方法.该方法首先根据设计目标确定调制器的阶数、过采样率和内嵌量化器位数,优化调制器噪声传输函数NTF的零极点,调整调制器的结构系数,得到性能优化的调制器系统结构;然后通过分析调制器非理想因素,对非理想情况下的调制器基于SIMULINK进行行为级建模与仿真;最后得到调制器子模块电路参数.调制器电路级仿真结果表明由该方法得到模块参数能够有效、可靠的指导调制器的电路设计. Based on MATLAB/SIMULINK,this paper introduced a method of the systematic design and behavioral simulation of the sigma-delta modulator.Through the method,firstly,a performance-optimized modulator structure can be found by defining the order,OSR and the bit number of the inserted quantizer,optimizing the NTF zeros and scaling the structure coefficients of the modulator.Then the non-ideal modulator was modeled and simulated based on SIMULINK through the analysis of the modulator non-ideality,and the modulator sub-circuits performance was acquired finally.The simulation result of the modulator circuit designed under the guidance of the acquired sub-circuits performance shows that the acquired sub-circuits performance can guide the modulator circuit design effectively and reliably.
出处 《湖南大学学报(自然科学版)》 EI CAS CSCD 北大核心 2010年第5期54-59,共6页 Journal of Hunan University:Natural Sciences
基金 国家杰出青年基金资助项目(60725415) 国家863项目资助(2009AA01Z256、2009AA01Z258)
关键词 SIGMA-DELTA调制器 系统设计 行为仿真 非理想性 sigma-delta modulator systematic design behavioral simulation non-ideality
  • 相关文献

参考文献16

  • 1CANDY J C,TEMES G C.Oversampling delta-sigma data converters theory,design and simulation[M].Piscataway,NJ:IEEE Press,1992.
  • 2SCHREIER R,TEMES G C.Understanding delta-sigma data converters[M].Piscataway,NJ:IEEE Press,2005.
  • 3曾健平,孙凡博,叶英,谢海情,章兢.高阶∑△ADC的抽取滤波器的设计[J].湖南大学学报(自然科学版),2009,36(3):36-39. 被引量:1
  • 4BULT K.Analog design in sub-submicron CMOS[C] //Proc Eur Solid-State Circuits Conf.Broadcom Netherlands B V,Sept,2000:126-132.
  • 5PERELMAN Y,GINOSAR R.A low-light-level sensor for medical diagnostic applications[J].IEEE J Solid-State Circuits,2001,36(10):1553-1558.
  • 6COBAN A L,ALLEN P E.A 1.5V 1.0mW audio ΔΣmodulator with 98 dB dynamic range[C] //Solid-State Circuits Conference,1999.Digest of Technical Papers.ISSCC.1999 IEEE International:1999:50-51.
  • 7BREEMS L J,VAN DEN SWAN E J,HUIJSING J H.A 1.8 mW CMOS ΣΔmodulator with integrated mixer for A/D conversion of IF signals[J].IEEE J Solid-State Circuits,2000,35(4):468-475.
  • 8VLEUGELS K,RABII S,WOOLEY B A.A 2.5V broadband multi-bit ΣΔ modulator with 95 dB dynamic range[C] //Solid-State Circuits Conference,2001.Digest of Technical Papers.ISSCC.2001 IEEE International:2001:50-51.
  • 9RIZZI M.Efficiency of simulation tools in designing sigma-delta ADC[J].AEU,2006,60(4):290-298.
  • 10SCHREIER R.Delta-sigma toolbox for matlab.[EB/OL].http://www.mathworks.com/matlabcentral/fileexchange/19.

二级参考文献8

  • 1曾健平,田涛,刘利辉,晏敏.低功耗高电源抑制比CMOS带隙基准源设计[J].湖南大学学报(自然科学版),2005,32(5):37-40. 被引量:3
  • 2NORSWORTHY S R, SCHREIER R, TEMES G C. Delta-sigma data converters: theory, design, and simulation[ M]. Wiley: IEEE Press, 1996.
  • 3CHEN L, ZHAO Y F,GAO D Y,et al.A fro:lifted deck, nation filter design for oversampted sigma delta A/D converters[J]. The 6th International Conference on ASIC Proceedings IEEE,2005 : 55 - 58.
  • 4YUAN J R,SVENSSON C. A 10-bit 5-MS/s suecessive approximation ADC cell used in a 70-MS/s ADC array in 1.2-μm CMOS [ J ]. Solid-State Circuits, 1994,29 (8) : 866 - 872.
  • 5SUZUKI Y, ODAGAWA K, ABE T. Clocked CMOS calculator circuit[J ]. Journal of Solid State Circiuts, 1973, 8 (12):462 - 469.
  • 6DORRER L, KUTTNER F, GRECO P, et al. A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-μm CMOS[J ]. Solid-State Circuits,2005, 40(12) :2416 - 2427.
  • 7WEINBERGER A. A 4:2 carry-save adder module IBM technical disclosure bulletin [J ]. Journal of Solid State Circiuts, 1981,23 (1):56-60.
  • 8WEINBERGER A. A 4:2 carry-save adder module IBM technical disclosure buletin[J ]. Journal of Solid State Circiuts, 1981, 23 (1):23-26.

同被引文献29

  • 1唐圣学,何怡刚,郭杰荣,李宏民,黄姣英,阳辉.基于Σ-Δ调制技术的信号发生器设计[J].湖南大学学报(自然科学版),2007,34(5):44-48. 被引量:2
  • 2YU Shiang-Hwua. Analysis and Design of Single-Bit Sigma-Delta Modulators Using the Theory of Sliding Modes [J]. IEEE Transactions on Control Systems and Technology, 2006,14 (2) : 336 - 345.
  • 3KE Yi, RADIOM SOHEIL, CRANINCKX JAN, et al. A Systematic Design Methodology for Power-Optimal Design of High-Order Muhi-bit Continuous-Time Delta-Sigma Modulators [J]. Analog Integrated Circuits and Signal Processing, 2009,58(3) :215 - 225.
  • 4CORPORALES LUIS HERNA-NDEZ, PREFASI ENRIQUE, PUN ERNESTO, et al. A 1.2-MHz 10-bit ContinuousTime Sigma-Delta ADC Using a Time Encoding Quantizer [J]. IEEE Transactions on Circuits and Systems II: Express Briefs,2009,56(1) :16 - 20.
  • 5KELLER MATTHIAS. BUHMANN ALEXANDER, ORTMANNS MAURITS, et al. Systematic Approach to theSynthesis of Continuous-Time Cascaded Sigma-Delta Modulators [J]. Analog Integr. Circ. and Sig. Process. , 2009, 60:155 - 164.
  • 6CORPORALES LUIS HERNANDEZ, PREFASI ENRIQUE, PUN ERNESTO, et al. A 1.2-MHz 10-bit ContinuousTime Sigma-Delta ADC Using a Time Encoding Quantizer [J]. IEEE Transactions on Circuits and Systems II:Express Briefs, 2009,56 (1) : 16 - 20.
  • 7KUO TAI-HAUR,CHEN KUAN-DAR,CHEN JHY-RONG. Automatic Coefficients Design for High-Order Sigma- Delta Modulators [J ]. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999,46(1) :6 - 15.
  • 8SCHREIER RICHARD. An Empirical Study of High-Order Single-bit Delta-Sigma Modulators [J]. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1993,40(8) : 461 - 466.
  • 9SCHREIER R. The Sigma-Delta Toolbox for Matlab [EB/OL]. [-2012 - 04 - 10]http..//www. mathworks, com/matlabcentral/fileexchange.
  • 10TANG Sheng-xue, HE Yi-gang,LI Hong-min, et al. Interpolative Sigma-Delta Modulator Analysis Based on Variable Structure Control[M]//International Conference on Sensing. Chongqing : Watam Press,2006.

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部