CMOS电路ESD保护结构设计

CMOS Circuit the ESD Protect the Construction Design

静电放电是CMOS电路中最为严重的失效机理之一,严重的会造成电路自我烧毁。论述了CMOS集成电路ESD保护的必要性,研究了在CMOS电路中ESD保护结构的设计原理,分析了该结构对版图的相关要求,重点讨论了在I/O电路中ESD保护结构的设计要求。

ESD effect is one of the most important invalidation mechanisms,which causes circuit invalid,and even self-burnt.The necessity of ESD protection for CMOS IC is discussed.The article studied the principle of ESD protection structure in the CMOS circuit,analyzed the related requests that the structure needs towards layout,and also placed an emphasis on discussion about the design rules of ESD protection structure in the I/O circuit.