期刊文献+

复用NoC测试SoC内嵌IP芯核的测试规划研究 被引量:2

Research on test scheduling for SoC embedded IP cores based on reuse of network-on-chip
下载PDF
导出
摘要 测试规划是SoC芯片测试中需要解决的一个重要问题。一种复用片上网络测试内嵌IP芯核的测试规划方法被用于限制测试模式下SoC芯片功耗不超出最大芯片功耗范围,消除测试资源共享所引起的冲突,达到减小测试时间的目的。提出了支持测试规划的无拥塞路由算法和测试扫描链优化配置方法。使用VHDL硬件描述语言实现了在FPGA芯片中可综合的二维Mesh片上网络测试平台,用于片上网络性能参数、路由算法以及基于片上网络的SoC芯片测试方法的分析评估。 One of the main problems for the test of an SoC is the test scheduling.In the paper,a test scheduling method of NoC-based SoC is used to minimize test time while addressing resource conflicts between shared test resources and power dissipation constraints.Both the routing algorithm and the test access chains optimal algorithm are developed to support the test scheduling.A 2D mesh topological NoC is described by using VHDL while being implemented in FPGA.The NoC test platform is developed to analyze the NoC performance parameters,routing algorithm and switching algorithm.Finally,The experimental results from NoC test platform are analyzed.
出处 《计算机工程与应用》 CSCD 北大核心 2010年第15期60-63,101,共5页 Computer Engineering and Applications
基金 国家教育部新世纪人才支持计划No.NCET-05-0804~~
关键词 片上网络 微系统芯片 内嵌IP芯核 测试规划 network-on-chips System-on-Chip embedded IP cores test scheduling
  • 相关文献

参考文献10

  • 1Lee Hyung Gyu,Chang Naehyuck,Ogras U Y,et al.On-Chip communication architecture exploration:A quantitative evaluation of point- to-polnt,bus,and network-on-chlp approaches[J].ACM Transactions on Design Automation of Electronic Systems,2007,12(3).
  • 2Bjerregaard T, Mahadevan S.A survey of research and practices of Network-on-Chip[J].ACM Compuring Surveys, 2006,38 ( 3 ) : 1-51.
  • 3Grecu C,Pande P,Wang Baosheng,et al.Methodologies and algorithms for testing switch-based NoC interconnects[C]//Proceedings of the 2005 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems,2005:238-246.
  • 4Li Ming,Jone Wen-Ben,Zeng Qing-An.An efficient wrapper scan chain configuration method for Network-on-chip Testing[C]//Proceedings of the 2006 Emerging VLSI Technologies and Architectures, 2006.
  • 5Liu C,Iyengar V,Shi J,et al.Power-aware test scheduling in network-on-chip using variable-rate on-chip clocking[C]//Proceedings of VLSI Test Symp,2005: 349-354.
  • 6Liu C,Iyengar V,Pradhan D K.Thermal-aware testing of network- on-chip using multiple clocking[C]//Proceedings of VLSI Test Symp, 2006:46-51.
  • 7李华伟.数字系统测试与可测性设计[M].机械工业出版社,北京:2006:156-160.
  • 8Iyengar V,Chakrabarty K.System-on-Chip test scheduling with precedence relationships,preemption,and power constraints[J].IEEE Trans on Computer-Aided Design,2002,21(9):1088-1094.
  • 9Iyengar V,Chakrabarty K,Marinissen E J.Efficient test access mechanism optimization for system-on-chip[J].IEEE Trans on Computer- Aided Design, 2003,22(5 ) : 635-643.
  • 10Iyengar V,Chakrabarty K,Marinissen E J.Test access mechanism optimization,test scheduling and tester data volume reduction for system-on-chip[J].IEEE Trans on Computers, 2003,52(12) : 1619- 1632.

同被引文献17

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部