期刊文献+

符号化仿真技术用于提高模拟集成电路设计良率

Symbolic simulation for analog integrated circuit design with improved yield
下载PDF
导出
摘要 模拟电路对于工艺偏移的敏感性以及设计良率是模拟电路设计师关心的重要问题。由于数值仿真工具的局限性,至今设计界仍缺乏能有效提高电路可靠性与良率的通用设计辅助工具。提出利用符号化仿真器GRASS(Graph Reduction Analog Symbolic Simulator)快速导出频域设计指标关于电路参数的解析表示,并由此用三维立体图示的方式展示设计指标关于电路参数的依赖敏感度,设计者能够直观的判断如何选择合适的参数组合,以降低工艺偏移可能导致的电路性能恶化,从而提高设计良率。实验表明本文提出的方法可以有效地辅助设计者对于电路参数进行准确判断与选择,是一种值得在实际模拟电路设计中使用的辅助方法。 This paper proposes a 3D graphical user interface supported symbolic circuit simulator that can be used as a design automation tool that helps analog circuit designers choose optimal parameters for robust circuit performance.Manufacturing variability is becoming a critical factor that greatly affects the circuit performance,design yield,and time-to-market.The traditional numerical simulation tools cannot adequately provide support for handling the new challenges faced by the design community.By the proposed methodology,it uses a representative design case study of a multiple-stage operational amplifier to demonstrate that the GUI supported symbolic tool can provide the designers an easy yet efficient design assistance to achieve the yield related design tasks.
作者 谭焜元
出处 《信息技术》 2010年第5期56-60,64,共6页 Information Technology
关键词 符号化仿真器 模拟电路 工艺偏移低敏感性 生产良率 symbolic simulators analog circuit low sensitivity to process variation yields
  • 相关文献

参考文献6

  • 1Graeb H.Analog Design Centering and Sizing[M].Dordrecht,The Netherlands:Springer,2007.
  • 2Shi G,Chen W,Shi C J R.A graph reduction approach to symbolic circuit analysis[A]//Proc.Asia South-Paci?c Design Automation Conference (ASPDAC)[C],Yokohama,Japan:IEEE,2007:197-202.
  • 3Chen W,Shi G.Implementation of a symbolic circuit simulator for topological network analysis[A]//Proc.Asia Pacific Conference on Circuits and Systems (APCCAS)[C].Singapore:IEEE,2006:1327-1331.
  • 4Shi G,Meng X.Variational analog integrated circuit design by symbolic sensitivity analysis[A]//Proc.International Symposium on Circuits and Systems (ISCAS)[C].Taiwan,China:IEEE,2009:3002-3005.
  • 5Shi c J,Tan X D.Symbolic Analysis of Large Analog Circuits with Determinant Decision Diagrams[J].IEEE Transaction on Computer-aided Design,2000,19(1):366-373.
  • 6Palumbo G,Pennisi S.Design Methodology and Advances in Nested-Miller Compensation[J].IEEE Transaction on Circuits and Systems-I:Fundamental theory and applications,2002,49(7):893-903.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部