期刊文献+

高压功率FRED结终端保护技术及其组合优化设计

Optimized Design of Junction Termination Techniques and Combination for High-voltage Power FRED
下载PDF
导出
摘要 场板与场限环是用来提高功率FRED抗电压击穿能力的常用终端保护技术,本文分别介绍场板与场限环结终端结构原理和耐压敏感参数,然后采取场板和场限环的互补组合,通过Synopsis公司MEDICI4.0仿真工具优化设一款耐压1200V的FERD器件终端结构,最后通过实际流片验证此终端结构具有良好的电压重复性及一致性。 Field plate and field limiting rings are usually used as junction termination techniques for high-voltage power FRED. The paper introduces the basis theory of them respectively and analyses the influences of the sensitive parameters on avalanche breakdown chm-acteristics. By using Synopsis MEDICI4.0 semiconductor device simulator, a 1200V high blocking voltage power FRED with combination of field plates and field limiting-rings ten-nination structure is designed. Better repeatability and consistency of the breakdown voltage are verified by the experimental results.
作者 殷丽 王传敏
出处 《电力电子》 2010年第2期51-55,共5页 Power Electronics
关键词 FRED 结终端保护技术 场板 场限环 FRED Junction termination technique Field plate Field limiting ring
  • 相关文献

参考文献9

  • 1Akio Nakagawa High Voltage Low On-Resistance VDMOSFET[J]. Japanese Joumal of Applied Physics,1982,21(1):97-101.
  • 2Sankara Narayanan E M,Spulber O,Sweet M.. Progress in MOS- controlled Bipolar Device and Edge Termination Technologies[J]. Microelectronics Journal,2004,35(3):235-248.
  • 3Groveet A S,et al.Effect of Surface Fields on the Breakdown Voltage of Planar Silicon p-n Junctions[J].IEEE Trans,Electron Devices, 1967,ED- 14(3): 157-167.
  • 4Kao Y C,Wolley E D,High Voltage Planar p-n Junctions[J].proc,IEEE Solid-State Electronics,1967,55(8): 1409-1414.
  • 5Temple V A K and Tantraporn W,Junction Termination Extention for Near-Idea Breakdown Votage in p-n Junction[J].IEEE Trans Electron Devices, 1986,ED-33 (10): 1601 - 1608.
  • 6Stengl R.et al.Variation of Lateral Doping as a Field Terminator for High Voltage Power Devices[J].IEEE Trans Electron Devices, 1986 ED-33(3):426-428.
  • 7Matsushita T,Aoki T,Hayashi H,Okayama M,and Kawana Y,Highly Realiable High-Voltage Transistors by Use of the SIPOS Process[J].IEEE Trans Electron Devices,Aug.1976,ED-23(3):826-830.
  • 8V PATRICKO'NEL,GALONAS Relation Between Oxide Thickness and the Breakdown Voltage of a Planner Junction with Field Relief Electrode[J].IEEE Trans Electron Devices,1979,26(7):1098-110(3.
  • 9陈星弼,“功率MOSFET与高压集成电路”,成都电讯工程学院,1989.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部