期刊文献+

Hspice软件在时钟产生电路设计中的应用

A Design of Clock Generation Circuit Based on Hspice
下载PDF
导出
摘要 提出一种基于Hspice的时钟产生电路设计,仿真结果显示:电路可以产生占空比约为30%的特定时钟信号。实践表明运用Hspice软件可以有效提高电路设计质量。 A clock generation circuit is proposed based on Hspice.The simulation result indicates that the clock of the duty circle is about 30%.In summary,the Hspice soft is very effective and valuable for circuit design.
作者 翟艳男 ZHAI Yan-nan(Aviation University of Air Army,Basic Department,Changchun 130022,China)
出处 《电脑知识与技术》 2010年第5期3567-3567,3570,共2页 Computer Knowledge and Technology
关键词 HSPICE 时钟信号 压控振荡器 Hspice clock signal voltage controlled oscillator
  • 相关文献

参考文献3

二级参考文献19

  • 1杨守良.基于LPM_ROM的正弦信号发生器电路实现方法[J].微计算机信息,2005,21(3):134-135. 被引量:13
  • 2王福昌 鲁昆生.锁相技术[M].武汉:华中理工大学出版社,1996..
  • 3VAN PAEMEL, M. Analysis of a Charge Pump PLL: new Model. IEEE, 1994, 2490-2498.
  • 4Jae-Shin Lee, Min-Sun Keel. Charge Pump with Perfect Current Matching Characteristics in Phase Locked Loops.Electronics Letters, 2000, 36, 1907-1908.
  • 5Robert C Chang and Lung-Chih Kuo. A New Low-voltage Charge Pump Circuit for PLL IEEE, 2000, 701-704.
  • 6Woogeun Rhee. Design of High-performance CMOS Charge Pumps in Phased-locked Loops. IEEE, 1999, 545-548.
  • 7J.Dickson.On-chip high voltage generation in MNOS integrated circuits using an improved voltage multiplier technique[J].IEEE Journal of Solid State Circuit,1976; 11(3):374-378.
  • 8Floyd M.Gardner.Charge-Pump Phase-Lock Loops[J].IEEE Transactions on Communications,1980;28(11):1849-1858.
  • 9PA Howard and AE Jones.Improved Charge Pump Phase Detector for Digital Phase-Locked Loop[J].IEEE Colloquium on Analogue Signal Processing,1994:4.
  • 10W.Yan,HC Luong.A 2-V 900-MHz Monolithic CMOS DualLoop Frequency Synthesizer for GSM Wireless Receivers[J].IEEE Journal of Solid-State Circuits (JSSC),2001;36(2):204-216.

共引文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部