期刊文献+

基于FIFO和数字包络解调的脉内测频方法 被引量:3

Method of frequency measurement of radar pulse based on the FIFO and digital envelope demodulation
下载PDF
导出
摘要 依据等精度频率测量原理,提出了在FPGA内部运用FIFO、数字包络解调和多路移相时钟等技术的新型脉内测频方法,实现窄脉宽中频调制脉冲的频率测量,适用于脉冲雷达等瞬时测频系统。同时,也可实现对多个调制脉冲的测频计数值累加求平均,以达到更高的测量精度。此设计方案硬件电路结构简单、成本低,系统集成度高、稳定性好,实用性强。 In this paper,based on the measure theory with uniform precision,a novel frequency measure method of the radar pulse is introduced,which uses the technologies of the FIFO,digital envelope demodulation,multi-rutes phase shifted clocks and etc,it can successively measure the frequency of the narrow modulation pulses and is applicable for the instantaneous frequency system in the pulse radar.Also it can add the counters of several modulation pulses to improve the measurement accuracy. The simple structure of the hardware,high stability,integration and practicability are the characteristics of the design.
出处 《电子测量技术》 2010年第5期35-38,共4页 Electronic Measurement Technology
关键词 脉内测频 FIFO 数字包络解调 多路移相时钟 frequency measurement of radar pulse FIFO digital envelope demodulation multi-phase shifted clocks
  • 相关文献

参考文献5

  • 1董婧,陈昊.基于嵌入式微处理器和FPGA的高精度测频设计[J].现代电子技术,2007,30(20):160-162. 被引量:2
  • 2Analog device ultrafast 4ns signal supply comparators AD8611/AD8612Datasheet[DB/OL].Analog Corporation.2000.
  • 3Altera Corporation.Stratix II Device Handbook,Volume 1,2[DB/OL].2005,1.1-11.30.
  • 4Altera Corporation.Single-and Dual-Clock FIFO Megafunction[DB/OL].2007.1.1-3.15.
  • 5王诚.Altera FPGA/CPLD设计(高级篇)[M].北京:人民邮电出版社,2005.

二级参考文献2

共引文献7

同被引文献37

引证文献3

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部