期刊文献+

基于交互信息的投机并行化方法 被引量:1

Interaction-based speculative thread-level parallelization
下载PDF
导出
摘要 针对投机并行化中如何权衡策略并确定合适的执行模型来获取理想性能的问题,提出了一种基于交互信息的投机并行化方法,利用交互信息来确定投机并行化的执行模型,建立相关评价模型,并着重从线程抽取创建角度提出了相应的策略及对应的性能评价。通过实验表明,基于交互信息进行"按需"并行化,可以达到所需的性能要求。 Aiming at the problem about how to trade off between different policies and execution models to get ideal perfor-mance in the exploration of speculative thread-level parallelism, this paper proposed an interaction-based method to exploit speculative thread level parallelism. This solution used interactive information to set up the execution model and evaluation model, especially from the view of thread extraction and spawning. The experimental results show that on demand parallelization based on interactive information can achieve the performance goal.
出处 《计算机应用研究》 CSCD 北大核心 2010年第6期2123-2126,2139,共5页 Application Research of Computers
基金 国家自然科学基金资助项目(60873045)
关键词 投机多线程 线程抽取创建 执行模型 并行化 speculative multi-threading thread extraction and thread spawn execution model parallelization
  • 相关文献

参考文献20

  • 1OPLINGER J T,HEINE D L,LAM M S.In search of speculative thread-level parallelism[C] //Proc of the 8th International Conference on Parallel Architectures and Compilation Techniques.Washington DC:IEEE Computer Society,1999:303-313.
  • 2CINTRA M,LLANOS D R.Toward efficient and robust software speculative parallelization on multiprocessors[C] //Proc of the 9th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming.New York:ACM Press,2003:13-24.
  • 3CINTRA M,LLANOS D.Design space exploration of a software speculative parallelization scheme[J].IEEE Trans on Parallel and Distributed Systems,2005,16(6):562-576.
  • 4PRVULOVIC M,GARZAR(A)N M J,RAUCHWERGER L,et al.Removing architectural bottlenecks to the scalability of speculative parallelization[C] //Proc of the 28th Annual International Symposium on Computer Architecture.New York:ACM Press,2001:204-215.
  • 5SOHI G S,BREACH S E.VIJAYKUMAR T N.Multiscalar processors[C] //Proc of the 22nd Annual International Symposium on Computer Architecture.New York:ACM Press,1995:414-425.
  • 6TSAI J Y,HUANG Jian,AMLO C,et al.The superthreaded processor architecture[J].IEEE Trans on Computers,1999,48(9):881-902.
  • 7STEFFAN J G,COLOHAN C,ZHAI A,et al.The STAMPede approach to thread-level speculation[J].ACM Trans on Computer System,2005,23(3):253-300.
  • 8CHEN M,OLUKOTUN K.TEST:a tracer for extracting speculative threads[C] //Proceedings of International Symposium on Code Gene-ration and Optimization.Washington DC:IEEE Computer Society,2003:301-312.
  • 9OOI C L,KIM W S,PACK I I,et al.Multiplex:unifying conventional and speculative thread-level parallelism on a chip multiprocessor[C] //Proc of the 15th International Conference on Supercomputing.New York:ACM Press,2001:368-380.
  • 10OHSAWA T,TAKAGI M,KAWAHARA S,et al.Pinot:speculative multi-threading processor architecture exploiting parallelism over a wide range of granularities[C] //Proc of the 38th Annual IEEE/ACM International Symposium on Microarchitecture.Washington DC:IEEE Computer Society,2005:81-92.

二级参考文献23

  • 1J Gregory Steffan, Christopher B Colohan, Antonia Zhai, et al. A scalable approach to thread-level speculation[C]. Proceedings of the 27th International Symposium on 2000, 1-12.
  • 2Antonia Zhai, Christopher B Colohan, J Gregory Steffan, et al. Compiler optimization of memory-resident value communication between speculative threads[C]. Code Generation and Optimization, 2004. CGO 2004. International Symposium on 2004, 39- 50.
  • 3Steffan J G, Colohan C B, Zhai A, et al. Improving value communication for thread-level speeulation[C]. High-Performance Computer Architecture, 2002. Proceedings. Eighth International Symposium on 2-6 Feb. 2002, 65-75.
  • 4http ://www. gnu. org/software/binutils/manual/gprof-2. 9.1/ html--mono/gprof, html[EB/OL], 1997,
  • 5Shiwen Hu, Ravi Bhargava, Lizy Kurian John. The role of return value prediction in exploiting speculative method-level parallelism[J]. Journal of Instruction-Level Parallelism, 2003, 5: 1-21.
  • 6A J KleinOsowski, John Flynn, Nancy Meares, et al. Adapting the SPEC 2000 benchmark suite for simulation-based computer architecture research[C]. Workshop on Workload Characterization, International Conference on Computer Design, September, 2000.
  • 7Christopher J F. Pickett and clark verbrugge, Compiler Analyses for Improved Return Value Prediction[R]. Sable Technical Report No. 2004-6, October 21, 2004, (not published).
  • 8Manjikinn N. Multiproeessor enhancements of the SimpleScalar tool set [J]. ACM SIGAREII Computer Architecture News, 2001, 29(1): 8-15.
  • 9Gurindar S Sohi, Scott E Breach, Vijaykumar T N, et al. Multiscalar processors. Computer Architecture, 1995[C]. Proceedings. 22nd Annual International Symposium on 22-24 Jun 1995, 414-425.
  • 10Vijaykumar T N, Gurindar S Sohi. Task selection for a multiscalar processor. Microarchitecture. 1998. MICRO-31 [C]. Proceedings. 31st Annual ACM/IEEE International Symposium on 30 Nov.-2 Dec. 1998, 81-92.

共引文献6

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部