期刊文献+

一种嵌入式12位300 MHz D/A转换器

Design of 12-Bit 300 MHz Embedded D/A Converter
下载PDF
导出
摘要 设计了一种用于高速频率合成器的12位300 MHz采样率嵌入式低功耗D/A转换器。该D/A转换器采用4+4+4分段式编码结构,用0.35μm 2P4M CMOS工艺实现,整个模块面积仅为1.3 mm×1.2 mm。测试结果表明,在300 MHz采样率下,输出信号频率为30 MHz时,无杂散动态范围为64.22 dB,电路功耗仅为136 mW。 A low power 12-bit 300 MHz embedded digital-to-analog converter(DAC) for high speed frequency synthesizer was presented,for which 4+4+4 segmented current-steering architecture was employed.The DAC circuit was fabricated in 0.35 μm 2P4M mixed signal CMOS technology,and the block occupies a chip area of 1.3 mm×1.2 mm.Test results showed that,for 30 MHz output signal,the circuit had an SFDR of 64.22 dB at 300 MHz sampling rate with a power consumption of only 136 mW.
出处 《微电子学》 CAS CSCD 北大核心 2010年第3期325-328,共4页 Microelectronics
关键词 D/A转换器 电流开关 分段译码 电流舵 频率合成器 D/A converter Current switch Segmented encode Current steering Frequency synthesizer
  • 相关文献

参考文献6

  • 1BUGEJA A R,SONG B-S,RAKERS P,et al.A 14-b,100-MS/s CMOS DAC designed for spectral performance[J].IEEE J Sol Sta Circ,1999,34(12):1719-1732.
  • 2钟书鹏,谭年熊,沈延钊,廖青.一种12位400MHz电流开关型D/A转换器的设计[J].微电子学,2006,36(4):476-479. 被引量:5
  • 3VAN DER PLAS G,VANDENBUSSCHE J,SANSEN W,et al.A 14-bit intrinsic accuracy Q2 random walk CMOS DAC[J].IEEE J Sol Sta Circ,1999,34(12):1708-1718.
  • 4BASTOS J,MARQUES A,STEYAERT M,et al.A 12-bit intrinsic accuracy high-speed CMOS DAC[J].IEEE J Sol Sta Circ,1998,33(12):1959-1969.
  • 5SCHAFFERER B,ADAMS R.A 3 V CMOS 400 mW 14b 1.4 GS/s DAC for multi-carrier applications[C] // IEEE Int Sol Sta Circ Conf.San Francisco,CA,USA.2004:360-361.
  • 6CAO Jing,LIN Haiqing,XIANG Yihai,et al.A 10-bit 1G Sample/s DAC in 90 nm CMOS for embedded applications[C] // IEEE Custom Integrated Circuits Conf.CA,USA.2006:165-168.

二级参考文献5

  • 1Van den Bosch A,Steyaert M,Sansen M.SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters[A].Proc 6th IEEE Int Conf Electronics,Circuits and Systems[C].Pafos,Cyprus.1999,3:1193-1196.
  • 2Lee S-C,Cho M-H,Yo H-K.10 bit 200 MS/s CMOS D/A converter employing high-speed limiter[J].Elec Lett,2002,38(23):1407-1408.
  • 3Gustavsson,Wikner J J,Tan N N.CMOS data converters for communications[M].Boston:Kluwer Aca-demic Publishers,2000.
  • 4O'Sullivan K,Gorman C,Hennessy M,et al.A 12-bit 320-MSample/s current-steering CMOS D/A converter in 0.44 mm2[J].IEEE J Sol Sta Circ,2004,39(7):1064-1072.
  • 5Geert A,Van der Plas M,Vandenbussche J,et al.A 14-bit intrinsic accuracy Q2 random walk CMOS DAC[J].IEEE J Sol Sta Circ,1999,34(12):1708-1718.

共引文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部