期刊文献+

基于SGOI和CESL结构的新型应变硅NMOSFET的有限元研究

Finite Element Study of Novel Strained-Si NMOSFET with SGOI and CESL Structures
下载PDF
导出
摘要 应变硅技术通过在沟道区引入适当的应变,达到提高载流子迁移率、改善MOS器件性能的目的。利用有限元法,研究了一种基于SGOI与氮化硅CESL应变结构的新型应变硅NMOS-FET。结果表明,与采用单一的SGOI或CESL结构相比,两者共同作用下的新结构能更有效地提高沟道应变。增加氮化硅薄膜的本征应力、减小应变硅层厚度、适当提高锗组分,均能有效增加硅沟道区的应变量。采用有限元分析进行的模拟研究,可弥补实验测量的不足,为纳米级应变硅器件的设计和制造提供参考。 Strained silicon technology can increase carrier mobility and thus improve the performance of MOS devices by introducing appropriate strain into the channel.A novel strained silicon NMOSFET based on SGOI and silicon nitride CESL structures was studied by finite element analysis.Results indicated that,compared to single structure of SGOI or CESL,the channel strain can be more effectively controlled by combination of the two structures.Channel strain can be effectively enhanced by either increasing intrinsic stress in silicon nitride film,reducing thickness of the strained Si layer,or raising molar fraction of Ge.Simulation results can provide a supplement to experimental measurements,as well as a useful reference for design and fabrication of similar strained-Si nano devices.
出处 《微电子学》 CAS CSCD 北大核心 2010年第3期444-447,共4页 Microelectronics
基金 教育部新世纪优秀人才支持计划(NCET-06-0484) 教育部留学回国人员科研启动基金(教外司留[2008]890)
关键词 应变硅 绝缘体上锗硅 接触孔刻蚀阻挡层 NMOS场效应管 有限元分析 Strained silicon SGOI CESL NMOSFET Finite element analysis
  • 相关文献

参考文献10

  • 1International Technology Roadmap for Semiconductors[EB/OL].2006 Edition,SIA.http://public.itrs.net.
  • 2RIM K,ANDERSON R,BOYD D.Strained Si CMOS (SS CMOS) technology:opportunities and challenges[J].Sol Sta Elec,2003,47(7):1133-1139.
  • 3THOMPSON S E,ARMSTRONG M,AUTH C.A 90-nm logic technology featuring strained-silicon[J].IEEE Trans Elec Dev,2004,51(11):1790-1797.
  • 4王敬.延伸摩尔定律的应变硅技术[J].微电子学,2008,38(1):50-56. 被引量:4
  • 5史进,黄文涛,陈培毅.Strained Si-Channel Heterojunction n-MOSFET[J].Journal of Semiconductors,2002,23(7):685-689. 被引量:1
  • 6HAPPER R.Gaining synergy with strained silicon[J].Sol Sta Technol,2005,48 (5):26-28.
  • 7CHRISTIANSEN S,ALBRECHT M,STRUNK H P.Strained state of Ge(Si) islands on Si finite element calculations and comparison to convergent beam electron-diffraction measurements[J].Appl Phys Lett,1994,64 (26):3167-3619.
  • 8BENABBAS T,FRANCOIS P,ANDROUSSI Y.Stress relaxation in highly strained InAs/GaAs structures as studied by finite element analysis and transmission electron microscopy[J].J Appl Phys,1996,80(5):2763-2767.
  • 9LIN Y M,WU S L,CHANG S J,et al.Impact of SiN on performance in novel CMOS architecture using substrate strained-SiGe and mechanical strained-Si technology[C] // Int SiGe Technol and Dev Meet.Princeton,New Jersey,USA.2006:1-2.
  • 10LIU H H,DUAN X F,XU Q X.Finite-element study of strain field in strained-Si MOSFET[J].Micron,2009,40(2):274-278.

二级参考文献39

  • 1JUNG J, LEE M L, YU S, et al. Implementation of both high-hole and electron mobility in strained Si/ strained Si1-y Gey on relaxed Si1-x Gex (x<y) virtual substrate [J]. IEEE Elec Dev Lett, 2003, 24(7): 460-462.
  • 2JUNG J., YU S., LEE M. L, et al. Mobility enhancement in dual-channel P-MOSFETs [J]. IEEE Trans Elec Dev, 2004, 51(9): 1424-1431.
  • 3OLSEN S H, O'NEILL A G, CHATTOPADHYAY S, et al. Study of single- and dual-channel designs for high-performance strained-Si - SiGe n-MOSFETs [J]. IEEE Trans Elec Dev, 2004, 51(7): 1245-1253.
  • 4ANTONIADIS D A, ABERG I, CHLEIRIGH C N, et al. Continuous MOSFET performance increase withdevice scaling, the role of strain and channel material innovations [J]. IBM J Res& Dev, 2006, 50(4/5) : 363-376.
  • 5RIM K, CHAN K, SHI L, et al. Fabrication and mobility characteristics of ultra-thin strained Si directly on insulator (SSI)OI) MOSFETs [C]//Tech Dig IEEE Int Elec Dev Meet. Washington, USA. 2003: 3.1.1-3.1.4
  • 6ABERG I, OLUBUYIDE O O, CHLEIRIGH C N, et al. Electron and hole mobility enhancements in sub-10 nm-thick strained silicon directly on insulator fabricated by a bond and etch-back technique [C] // Symp VLSI Tech Dig. Honolulu, USA. 2004:52-53.
  • 7ABERG I, CHLEIRIGH C N, HOYT J L. Ultrathinbody strained-Si and SiGe heterostructure-on-insulator MOSFETs [J]. IEEE Trans Elec Dev, 2006, 53(5) 1021-1029.
  • 8ZHANG D, NGUYEN B Y, WHITE T, et al. Embedded SiGe S/D PMOS on thin body SOI substrate with drive current enhancement [C] // Proc Syrup VLSI Technol. Kyoto, Japan. 2005: 26-27.
  • 9GHANI T, ARMSTRONG M, AUTH C, et al. A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors [C]//Tech Dig IEEE Int Elec Dev Meet. Washington, USA. 2003: 11.6.1-11.6.3.
  • 10ANG K-W, CHUI K-J, BLIZNETSOV V, et al. Thin body silicon-on-insulator N-MOSFET with silicon-carbon source/drain regions for performance enhancement [C]//Tech Dig IEEE Int Elec Dev Meet. Washington, USA. 2005: 497-500. YANG H S, MALIK R, NARASIMHA S, et al. Dual stress liner for high performance sub-45 nm gate length SO1 CMOS manufacturing [C] // Tech Dig IEEE Int Elec Dev Meet. San Francisco, USA. 2004: 1075-1077.

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部