期刊文献+

全数字B超动态滤波器的设计与实现 被引量:9

Design and Realization of a Dynamic Filter in Digital B Mode Ultrasonography
下载PDF
导出
摘要 为在全探测深度内获取最佳分辨力的超声回波图像,本研究基于现场可编程门阵列(FPGA)设计了一种动态滤波器,将全数字B超的探测深度平均分为64段,采用64个32阶带通滤波器与之对应,完成人体超声回波信号的动态滤波处理。所设计滤波器应用于128阵元、3.5MHz的全数字B超设备中,并与使用常值滤波器的图像进行了分析比较。通过对仿组织超声体模的检测显示,在图像的探测深度、远场分辨力和噪声滤除等方面都有了较为明显的提高。 This study is aimed to obtain the ultrasonic echo images in all detective depth.A dynamic filter was designed based on field programmable gate array( FPGA ).The detective depth of the digital B mode ultrasonography was divided into 64 segments,and sixty four 32-order band-pass filters were adopted to complete the process of the dynamic filtering of human ultrasonic echo signals.Then the design was applied to the digital B mode ultrasonography with 128-elements and the center frequency of 3.5 MHz.With the experiments in tissue mimicking ultrasound phantom,the detective depth,the resolution in far field and the denoising ability were all obviously improved compared with the image created using the fixed filter.
出处 《中国生物医学工程学报》 CAS CSCD 北大核心 2010年第3期418-421,共4页 Chinese Journal of Biomedical Engineering
基金 中央级公益性科研院所基本科研业务专项资助 天津市科技支撑项目(2007CKFSF01400)
关键词 超声 动态滤波器 现场可编程门阵列(FPGA) 有限冲激响应(FIR) ultrasonic dynamic filter FPGA FIR
  • 相关文献

参考文献9

  • 1Quistgaard JU. Signal acquisition and processing in medical diagnostic ultrasound [ J ]. IEEE Signal Processing Magazine, 1997,14:67 - 73.
  • 2冯若,刘忠齐,姚锦钟,等.超声诊断设备原理及设计[M].北京:中国医药科技出版社,1991.
  • 3Christopher JH, James MP, Robert JE, et al. Advance in ultrasound [J].Clinical Radiology, 2002, 57 : 157 - 177.
  • 4Patrick L, Ah M. Area-efficient FIR filter design on FPGA using distributed arithmetic [ A ]. In: IEEE International Symposium on Signal Processing and Information Technology [ C ]. Vancouver: IEEE,2006,6:248 - 252.
  • 5Girard P, Hbron O, Pravossoudovitch S, et al. Delay fault testing of look-up tables in SBAM based FPGA [J]. Journal of Electronic Testing, 2005, 21( 1 ) : 43 - 55.
  • 6EDA先锋工作室.AheraFPGA-CPLD设计[M].北京:人民邮电出版社.2005.
  • 7Abed KH, Vivek V, Nerurkar SB. High speed digital filter design using minimal signed digital representation [A]. In : The IEEE Southeast Conference[C]. Lauderdale: IEEE, 2005. 105 -110.
  • 8Uwe MB. Digital Signal Processing with Field Programmable Gate Arrays[M]. Berlin: Springer-Verlag, 2002.
  • 9Punchalard R, Lorsawatsiri A, Loetwassana W, ctal. Direct frequency estimation based adaptive algorithm for a second-order adaptive FIR notch filter[ J ]. Signal Processing, 2008,88 ( 2 ) : 315 - 325.

共引文献1

同被引文献54

引证文献9

二级引证文献21

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部