期刊文献+

与工艺、电源电压和温度无关的低功耗振荡环设计 被引量:1

Low Power Ring Oscillator Insensitive to Process,Voltage and Temperature
下载PDF
导出
摘要 分析了传统片外时钟和片内时钟各自的特点和应用背景,在Chartered 0.35μm CMOS工艺下实现了一个低功耗PVT(工艺、电源电压、温度无关)振荡环,对片内时钟的稳定性和功耗进行改进。该振荡环无需精准的电压源,采用了误差补偿技术,通过偏置电压和延时单元的相互补偿,使得振荡频率对于工艺、温度和电源电压均有较大的容差能力。并且由于针对延时单元补偿的方式,令周期大小易于调整。蒙特卡罗仿真显示,工艺误差引起的偏差要比补偿前的偏差减小了60%。流片测试结果表明,在工作温度变化范围0~100°C时,振荡环输出的频率偏差为±3.22%;在电源电压变化范围为2.8~3.8 V时,振荡环输出的频率偏差为±3.36%;在电源电压3.3 V的情况下,整个芯片消耗的电流为950μA。 This paper analyzes the characteristics of a novel external clock and on-chip clock.The low power PVT(process、supply voltage and temperature insensitive) ring oscillator is designed and fabricated on Chartered 0.35 μm CMOS process. The deviation compensation technology is used to achieve high performance of stability and power consumption.The tolerance of frequency to variation in process、supply voltage and temperature is significant improved by the compensation technology without a voltage reference.The cycle value is easy adjustable for the compensation method to delay cell.The simulation of Monte Carlo prove that the variation of frequency caused by process variation is decreased to 40% compared with uncompensated value.And the experiment results show that the frequency of ring oscillator achieves within ±3.22% variation at temperature range from 0 °C to 100 °C and within ±3.36% variation at the power voltage range from 2.8 V to 3.8 V.And the supply current of whole chip at 3.3 V supply voltage is 950 μA.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2010年第2期269-275,共7页 Research & Progress of SSE
基金 国家自然科学基金项目(60676013)
关键词 误差补偿 振荡环 工艺、电源电压、温度 低功耗 蒙特卡罗 error compensation ring oscillator PVT low power Monte Carlo
  • 相关文献

参考文献7

  • 1Wang Xiaopeng,Zhou Xin,Park Jinseok,et al.Design and implementation of a 9-bit 8 MHz DPWM with AMI06 process[C].Applied Power Electronics Conference,2009:540-545.
  • 2Sundaresan K,Allen P E,Ayazi F.Process and temperature compensation in a 7-MHz CMOS clock oscillator[J].Solid-state Circuits IEEE Journal,2006,41(2):433-442.
  • 3胡二虎,汪东旭.一种频率稳定的集成CMOS环形振荡器[J].微电子学,2003,33(3):259-261. 被引量:14
  • 4Ghaffari A,Abrishamifar A.A novel wide-range delay cell for DLLs[C].International Conference Electrical and Computer Engineering,2006:497-500.
  • 5Mahapatra N R,Garimella S V,Tareen A.An empirical and analytical comparison of delay elements and a new delay element design[C].Very Large Scale Integration Conference,2000:81-86.
  • 6Bengtson H,Svensson C.A scalable and robust railto-rail delay cell for DLLs[C].System on Chip Conference,2004:135-136.
  • 7Maymandi Nejad M,Sachdev M.A digitally programmable delay element:design and analysis[J].Very Large Scale Integration Systems,2003,11(5):871-878.

二级参考文献3

共引文献13

同被引文献7

  • 1Behzad Razavi. A study of noise in CMOS oscillators[J]. IEEE J. Solid- State Circuit, 1996,31 (1) :331-343.
  • 2Grey R, Meyer. Analysis and Design of Analog Integrated Circuit[M]. 2nd. New York: Wiley, 1993.
  • 3YAN W S T, LUONG H C.A 900MHz CMOS low-phase-noise voltage-controlled ring oscillator[J]. IEEE Trans Circuits Syst II, 2001,48(2) :216-221.
  • 4陈坤.电子设计技术[M].成都:电子科技大学出版社,2003.
  • 5王松武,蒋志坚.通用仪器[M].哈尔滨:哈尔滨工程大学出版社,2002.
  • 6谢自美.电子线路设计.实验测试(第二版)[M].武汉:华中科技大学出版社,2002.
  • 7梁仲凯,罗胜钦.基于电感峰值技术的环形压控振荡器设计[J].电子测量技术,2010,33(5):4-6. 被引量:3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部