期刊文献+

X波段便携式战场侦察雷达收发系统低功耗设计 被引量:3

Design of Low Power Consumption Transceiver System for X-band Protable Battlefield Surveillance Radar
下载PDF
导出
摘要 便携式战场侦察雷达具有低截获、高灵敏度、结构灵巧、发射功率小、架拆迅速、配置人员少等特点,其不仅适用于战场前沿,也适用于和平时期的很多场合,因此越来越被人们关注。收发系统作为便携式战场侦察雷达的重要组成部分,其功耗为工程设计的重点。便携式战场侦察雷达收/发系统的设计主要任务是在符合整机指标的前提下,如何降低功耗、体积、重量。本文论述了一种便携式战场侦察雷达收/发系统低功耗设计技术。 The portable battlefield surveillance radar is characterized by LPI, high receiver sensitivity, dexterous structure, low emission power, rapid emplacement and displacement as well as less crew. It is applicable not only for battlefield front line but also in many cases in peacetime. So it is attracted more and more attentions. As an important part of the portable battlefield surveillance radar, the power consumption of the transceiver system is a pivot in project design. The main task in designing the transceiver system of X-band portable battlefield surveillance radar is on how to reduce power consumption, size and weight in precondition of meeting requirement of the system specifications. A technique on designing a low power consumption transceiver system of the portable battlefield surveillance radar is addressed in this paper. The tested power consumption of the transceiver system is less than 20W.
作者 程焰平
出处 《火控雷达技术》 2010年第2期75-78,98,共5页 Fire Control Radar Technology
关键词 X波段 二相码 低功耗 收发系统 X-band binary-phase code low power consumption transceiver system
  • 相关文献

参考文献5

二级参考文献11

  • 1张伟,梁华为,杨新钢,杨先军.基于MSP430单片机的便携式数字倾角仪的研制[J].工业仪表与自动化装置,2006(2):70-72. 被引量:20
  • 2J M P Langlois,D Al Khalili.Hardware optimized direct digital frequency synthesizer architecture with 60 dBc spectral Purity.IEEE International Symposium on ISCAS Circuits and Systems,May 2002,5:361~364
  • 3J M P Langlois,D Al Khalili.Novel approach to the design of direct digital frequency synthesizers based on linear interpolation.IEEE Transactions on Circuits and Systems Ⅱ:Analog and Digital Signal Processing,Sept,2003,50(9):567~578
  • 4R K Kolagotla,W R Griescbach.VLSI implementation of a 350MHz 0.35 μm 8 bit Merged Squarer.Electron.Lett.,1998,34(1):47~48
  • 5C S Wallace.A suggestion for a fast multiplier.IEEE Trans.Electron Computer,1964,13(2):14~17
  • 6A G M Strollo,N Petra,D De Caro,E Napoli.Fixed-width multipliers with dual-tree error compensation.Proc.16th Eur.Confe.Circuits Theory Design (ECCTD'03),Sep,2003
  • 7F Curticvapean,K I Palomaki,J Niittylahti.Direct digital frequency synthesizer with high memory compression ratio.electron.Lett.,Oct.2001,37(21):1275~1277
  • 8A Madisetti,A Y Kwentus,A N Willson.A 100-MHz 16-bit direct digital frequeacy synthesizer with a 100-dBcspurious free dynamic range.IEEE Journal of Solid State Circuits,Aug,1999,34(8):1034~1043
  • 9H T Nicholas,H Samueli.A 150-MHz direct digital frequency synthesizer in 1.25-μm CMOS with 90-dBc Spurious Performance.IEEE Journal of Solid-State Circuits,Dec.1991,26(12):1959~1969
  • 10秦龙.MSP430单片机C语言应用程序设计[M].北京:电子工业出版社,2006.

共引文献24

同被引文献28

引证文献3

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部