期刊文献+

一种片上网络自适应路由算法仿真与验证 被引量:2

Simulation and verification of adaptive routing algorithm based on network-on-chip
下载PDF
导出
摘要 针对片上网络的死锁问题,提出一种片上网络自适应路由算法——虚拟网络(VN)路由算法,该算法根据报文源地址和目的地址将网络分成4个虚拟网络。一旦报文在某个给定的虚拟网络中路由,所有属于最小路径的通道都可用于路由。但是,报文不能被传到另一个虚拟网络。显然,通道间没有环相关,从而避免了死锁。通过OPNET仿真,得出此算法吞吐量大、网络延迟小。 In order to solve the deadlock problem of network on chip,this paper proposes an adaptive routing algorithm of network-on-chip-Virtual Network (VN)routing algorithm. The algorithm divided the network into four virtual networks according to the pocket's source address and destination address. Once the packet is routing in a given virtual network,all the channels belonging to minimal paths can be used to route. However,the packet can not transmit to another virtual network. Clearly,there is no ring-related among channels,thus avoiding the deadlock. Through OPNET simulation,the throughput of this algorithm is derived large and network latency small.
出处 《电子设计工程》 2010年第7期1-3,7,共4页 Electronic Design Engineering
基金 国家高技术研究发展计划(863计划)(2007AA01Z111) 国家自然科学基金资助项目(60976020)
关键词 片上网络 VN路由算法 死锁 仿真 network on chip VN routing algorithm deadlock simulation
  • 相关文献

参考文献5

  • 1Benini L,Micheli G De.Powering networks on chips:energyefficientand reliable interconnect design for SoCs[C].Proc.the 14th Int.Symp.on System Synthesis,2001,1(1):33-38.
  • 2Horowitz M,Dally W.How scaling will change processor alchitecture[C].Digest of Technical Papers.ISSCC.2004 IEEE International Solid-State Circuits Conference,2004,1(2):132-133.
  • 3Jose' Duato,Sudhakar Yalamanchili,Lionel Ni.Interconnection networks all engineering approach[M].Morgan Kaufmann Publishers.2004:98-120.
  • 4Ville Rantala,Teijo Lehtonen,Juha Plosila.Network on chip routing algorithms[R].TUCS Technical Report No 779,2006(8):17-19.
  • 5Bononi L,Concer N.Simulation and aanalysis of network on chip architectures[C] :Ring,Spidergon and 2D Mesh.in proc.of the design,automation and test in Europe,2006(3):154-159.

同被引文献12

  • 1Hu J, Marculescu IL Energy and performance--awaremapping for regular NoC architectures[J]. IEEE Trans on Computer--Aided Design of Integrated Circuits and Systems, 2005 : 551-562.
  • 2徐文波.XilinxFPGA开发实用教程[M].2版.北京:清华大学出版社,2012.
  • 3Ramanujam R, Soteriou V, Lin B, et al. Design of a High- throughput Distributed Shared-buffer NoC Router[C]// Proceedings of the 4th ACM/IEEE International Symposium on Networks-on-Chip. Grenoble, France: [s. n.], 2010: 69-78.
  • 4Nicopoulos C A, Park D, Kim J, et al. ViChaR: A Dynamic Virtual Channel Regulator for Network-on-chip Routers[C]// Proceedings of the 39th Annual IEEE/ACM International Symposium on Micro architecture. Orlando, USA: [s. n.], 2006: 333-346.
  • 5Hoskote Y, Vangal S, Singh A, et al. A 5-GHz Mesh Inter- connect for a Teraflops Processor[J]. IEEE Micro, 2007, 27(5): 51-61.
  • 6Vostias M P, Neto H C. A Dynamic Buffer Resize Technique for Networks-on-Chip on FPGA[C]//Proceedings of 2011 VII Southern Conference on Programmable Logic. Cordoba, Argentina: IEEE Press, 2011: 227-232.
  • 7Matos D, Concatto C, Kologeski A, et al. Adaptive Router Architecture Based on Traffic Behavior Observability[C]// Proceedings of the 2rid International Workshop on Network on Chip Architectures. New York, USA: [s. n.], 2009: 17-22.
  • 8Shi Wei, Xu Weixia, Ren Hongguang, et al. A Novel Shared- buffer Router for Network-on-Chip Based on Hierarchical Bit-line Buffer[C]//Proceedings of the 29th International Conference on Computer Design. Amherst, USA: IEEE Press, 2011 : 267-272.
  • 9Cai Jueping, Huang Gang. SystemC-Sim: An Efficient Simulation Tool for Network-on-Chip Communication and Energy Performance Analysis[C]//Proceedings of the 10th IEEE International Conference on Solid-state and Integrated Circuit Technology. Piscataway, USA: IEEE Press, 2010: 1892-1894.
  • 10刘宝起,王长山,李瑞.基于保证QoS的片上网络路由算法[J].微电子学与计算机,2009,26(7):53-56. 被引量:2

引证文献2

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部