期刊文献+

一种适用于VLIW数字信号处理器的嵌入调试结构

An Embedded Debug Structure for VLIW DSP
下载PDF
导出
摘要 超长指令字(Very Lone Instruction Word,VLIW)结构是数字信号处理器(DSP)设计中的一种常用结构.用户在开发应用程序的过程中常常会出现错误,查找并修复错误的调试过程要求芯片具有硬件调试功能.对此提出了一种适用于VLIW结构DSP的嵌入调试结构,通过为数不多的调试接口,能够观察芯片的内部信号,设置芯片的状态,控制程序执行过程,从而实现芯片的硬件调试.最后,在一款VLIW结构的DSP——THUASDSP2004上,实现了提出的嵌入调试结构. VLIW is a commonly used architecture in the DSP designing. When developing application program for VLIW DSP,bugs are inevitable. It takes much time for software developer to debug and validate the program. In this paper,we present a hardware debug structure for the VLIW DSP processor,which allows the developer to debug the program on chip. Through the debug interface,we can easily trace the program,change the value of the registers,and control the execution. The debug structure is embedded while designing the DSP.
出处 《微电子学与计算机》 CSCD 北大核心 2010年第7期1-6,共6页 Microelectronics & Computer
基金 国家自然科学基金项目(60236020) 高等学校博士学科点专项科研基金项目(20050003083)
关键词 数字信号处理器 超长指令字 调试 DSP VLIW debug
  • 相关文献

参考文献7

  • 1张延军,何虎,丁谢,雷庭,孙义和.适用于VLIW数字信号处理器的功能验证策略[J].微电子学与计算机,2007,24(2):1-4. 被引量:3
  • 2Sedaghati Mokhtari N, Bojnordi M N, Farmahini Farahani A, et al. Simulation of voice processing applications through VLIW DSP architectures [C]//Electronics, Circuits and Systems 2007, 14th IEEE International Conference. India: Goa, 2007: 291-293.
  • 3Hopkins A B T, McDonald - Maier K D. Debug support for complex systems on - chip: a review[J]. IEE Proceedings, Computers and Digital Techniques, 2006, 153 (4) : 197 - 207.
  • 4Shan Tang, Qiang Xu. A debug probe for concurrently debugging multiple embedded cores and inter - core transactions in NoC-based systems[C]//ASPDAC 2008. Korea, 2008.
  • 5Verrneulen B, Goel S K. Design for debug: catching design errors in digital chips[J]. Design & Test of Computers, 2002,19(3) : 35 - 43.
  • 6Ming Chang Hsieh, Chih Tsun Huang. An embedded infrastructure of debug and trace interface for the DSP platform[ C]//Design Automation Conference. Taiwan: Hsingchu, 2005.
  • 7Yu - Chin Hsu, Furshing Tsai, Wells Jong, et al. Visibility enhaneernent for silicon debug[C]//Design Automation Conference. USA: Sanfrancisco, 2006.

二级参考文献7

  • 1Chen L,S Dey.DEFUSE:A deterministic functional self test methodology for processors.IEEE VLSI Test Symposium,2000,255
  • 2Shen Jian,Abraham J A.Native mode functional test generation for processors with applications to self test and design validation.Proceedings of International Test Conference,1998
  • 3N Kranitis,et al.Application and analysis of RT-level software-Based Self-Testing for Embedded Processor Cores.Proc.Int'l Test Conf.,IEEE CS Press,2003,431
  • 4F Corno,G Cumani,M Sonza Reorda,G Squillero.Automatic test program generation for pipelined processors.18th ACM Symposium on Applied Computing,2003
  • 5F Corno,G Cumani,M Sonza Reorda.Code generator for functional validation of pipelined microprocessors.IEEE European Test Workshop (ETW 03),IEEE CS Press,2003,113
  • 6F Corno,et al.Automatic test program generation:a case study.IEEE Conference on Design & Test of Computers,2004
  • 7Yanjun Zhang,Hu He,Yihe Sun.A new register file access architecture for software pipelining in VLIW processors.Asia South Pacific Design Automation Conference (ASP-DAC),2005,19~21

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部