期刊文献+

基于SIMD结构的多标准LDPC译码器的VLSI实现

VLSI Implementation of Multi-Standard LDPC Decoder Based on SIMD Architecture
下载PDF
导出
摘要 近年来,支持多标准的LDPC译码器已逐渐成为研究的热点.与传统译码器相比,所设计的LDPC译码器具有以下优点:1.实现了一个码率、码长可配置结构,进而可以支持多种标准;2.采用了一种改进型TPMP算法,使译码器的存储器容量大大减少,避免了因分块LDPC码的非规则性所造成的数据冲突问题;3.采用基于SIMD处理器的硬件结构,实现了硬件的高度规整性,易于芯片布局布线;4.设计了一个6级可配置流水线,可分时构造校验节点处理单元和变量节点处理单元,提高了硬件利用率和系统数据吞吐率.用这种架构实现了一个同时支持CMMB和DTMB两个标准的多标准LDPC译码器;芯片规模为75万门,时钟频率为220MHz,数据吞吐率为300Mbps. Recently the LDPC decoder that could support multi-standard has become a major topic in the research of wireless communication system. Compared with traditional LDPC decoders, the proposed design in this paper has several merits as follows: 1. the novel decoder achieves a reconfigurable architecture for multiple code rates and data lengths, which consequently could support multi-standard schemes; 2. using a modified TPMP algorithm, the decoder largely reduces the memory size and avoids the data collision as a result of unstructured block-LDPC codes; 3. an architecture based on SIMD processor structure has been adopted to implement a high regular architecture which is convenient for chip layout; 4. enhancing the hardware resources utilization and gaining a higher system throughput by designing a dynamically reconfigurable 6-stage pipelined processing unit that can be configured into CNUs or VNUs by time-division multiplexing. A multi-standard LDPC decoder which supports both CMMB and DTMB standards has been synthesized on SMIC 0.13μm 1.2V 8-metal layer CMOS technology, the area of the decoder is about 0.75 million equivalent gates and the maximum operating clock frequency is 220MHz resulting in a decoding throughput of 300 Mbps. The proposed architecture can be applied to other multi-standard LDPC decoder schemes, such as an integration of IEEE 802.16e (WiMAX) and IEEE 802. lln (WLAN), etc.
出处 《计算机研究与发展》 EI CSCD 北大核心 2010年第7期1313-1320,共8页 Journal of Computer Research and Development
基金 专用集成电路与系统国家重点实验室基金项目(20080202)
关键词 LDPC SIMD TPMP 多标准 CMMB DTMB LDPC SIMD TPMP multi-standard CMMB DTMB
  • 相关文献

参考文献17

  • 1Gallager R.Low-density parity-check codes[J].IEEE Trans on Information Theory,1962,8(1):21-28.
  • 2数字电视地面广播传输国家标准特别行动组.GB 20600-2006:数字电视地面广播传输系统帧结构、信道编码和调制[S].北京:中国标准出版社,2006.
  • 3中国移动多媒体广播研究工作组.GB/T220.1-2006:移动多媒体广播第一部分:信道帧结构、信道编码和调制[S].北京:国家广播电影电视总局,2006.
  • 4Mansour M.A turbo-decoding message-passing algorithm for sparse parity-check codes[J].IEEE Trans on Signal Processing,2006,54(11):4376-4392.
  • 5Hosseini S M E,Chan K S,Goh W L,et al.A reconfigurable FPGA implementation of an LDPC decoder for unstructured codes[C] //Proc of the 2nd Int Conf on Signals,Circuits and Systems.Calgary,Canada:IASTED,2008:1-6.
  • 6Priewasser R,Huemer M,Bougard B,et al.Trade-off analysis of decoding algorithms and architectures for multi-standard LDPC decoder[C] //Proc of the IEEE Workshop on Signal Processing Systems 2008.Piscataway,NJ:IEEE,2008:88-93.
  • 7Yang Sun,Cavallaro J R.A low-power 1-Gbps reconfigurable LDPC decoder design for multiple 4G wireless standards[C] //Proc of the IEEE Int Conf on SOC.Piscataway,NJ:IEEE,2008:367-370.
  • 8Tanner R M.A recursive approach to low complexity codes[J].IEEE Trans on Information Theory,1981,27(9):533-548.
  • 9Fossorier M P C.Quasi-cyclic low-density parity-check codes from circulant permutation matrices[J].IEEE Trans on Info Theory,2004,50(8):1788-1793.
  • 10Eroz M,Sun F W,Lee L N.DVB-S2 low density parity check codes with near Shannon limit performance[J].International Journal of Satellite Communication and Networking,2004,20(3):269-279.

二级参考文献17

  • 1Mackay D J C, Neel R M. Near Shannon limit performance of low density parity cheek codes [J]. Electronic Letters, 1996, 32(18): 1645-1646
  • 2数字电视地面广播传输国家标准特别工作组.GB20600-2006:数字电视地而广播传输系统帧结构、信道编码和调制[S].北京:中国标准出版社,2006.
  • 3Fossorier M P C, et al. Reduced complexity iterative decoding of low density parity check codes based on belief propagation [J]. IEEE Trans on Communications, 1999, 47 (5): 673-680
  • 4Chen J, Dholakia A, et al. Reduced-complexity decoding of LDPC codes [J]. IEEE Trans on Communications, 2005, 53 (8) : 1288-1299
  • 5Mansour M M. A turbo-decoding message-passing algorithm for sparse parity-check codes [J]. IEEE Trans on Signal Processing, 2006, 54(11) : 4376-4392
  • 6Tanner R M. A recursive approach to low complexity codes [J]. IEEE Trans on Information Theory, 1981, 27(9) : 533- 548
  • 7Blanksby A J, Howland C J. A 690-roW 1-Gb/s 1024 b, rate-1/2 low density parity-cheek code decoder [J]. IEEE Journal on Solid-State Circuits, 2002, 37(3): 404-412
  • 8Richardson T, Shokrollahi M A, et al. Design of capacity approaching irregular low-density parity-check codes [J]. IEEE Trans on Information Theory, 2001, 47(2): 619-637
  • 9Mansour M M, Shanbhag N R. A 640-Mb/s 2048-bit programmable LDPC decoder chip [J]. IEEE Journal on Solid State Circuits, 2006, 41(3): 684-698
  • 10Mansour M M, Shanbhag N R. Turbo decoder architectures for low-density parity-check codes [C]//Proc of Global Telecommunications Conference. Piscataway: IEEE, 2002: 1183-1188

共引文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部