期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

一种应用于GNSS接收机的新型低功耗高速预分频 被引量：1

A New Low-Power High-Speed Prescaler in GNSS Receivers
下载PDF
导出
摘要 该文设计了一款应用于全球卫星导航系统(GNSS)接收机射频芯片的基于新型源耦合锁存器结构的预分频,用于产生接收机所需要的本振信号。与传统的静态源耦合逻辑锁存器相比,新结构引入一个钟控晶体管,可实现在采样期间减小锁存器的时间常数,有效地提高了最高工作频率,并且扩展了工作频率范围。通过建立一个简单但有效的小信号模型,新结构的优点被详细阐述。实验结果显示,该预分频最高频率可达6.9GHz,消耗电流仅为1.2mA。该预分频在0.18μmCMOS工艺上实现,已成功应用于GNSS接收机射频芯片中。 A new prescaler based on new Source Coupled Logic（SCL） latch is proposed in this paper,supplying Local Oscillator（LO） for receivers.Compared to traditional static SCL latch,a clock-controlling transistor is added to reduce the time constant at sensing time,and as a result,the maximum operating frequency increases and the operating range is enlarged.A simple but to some extent accurate small signal model for this new architecture is developed,and the advantages of new design are described in detail.This prescaler＇s maximum operating frequency can reach to 6.9 GHz when its current is only 1.2 mA.The prescaler is manufactured in 0.18 μm CMOS process,and it has been successfully applied to GPS receivers.
作者 于云丰 马成炎 叶甜春
机构地区 中国科学院微电子研究所 杭州中科微电子有限公司
出处 《电子与信息学报》 EI CSCD 北大核心 2010年第7期1752-1755,共4页 Journal of Electronics & Information Technology
基金 "核高基"重大专项(2009ZX01031-002-008) 国家863计划项目(2007AA12Z344)资助课题
关键词 全球卫星导航系统 源耦合逻辑 预分频 本振 Global Navigation Satellite System（GNSS） Source Coupled Logic（SCL） prescaler Local Oscillator（LO）
分类号 TN772 [电子电信—电路与系统]
  • 相关文献

参考文献13

  • 1Henzler S and Koeppe S. Design and application of power optimized high-speed CMOS frequency dividers[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008, 16(11): 1513-1520.
  • 2Kim D D, Cho Choong-yeun, and Kim Jong-hae. Scalable statistical measurement and estimation of a mmwave CML static divider sensitivity in 65nm SOI CMOS[C]. 2008 IEEE Radio Frequency Integrated Circuits Symposium, Atlanta, Georgia, June 15-17, 2008: 625-628.
  • 3Park D M and Cho S H. A 1.8 V 900 μW 4.5 GHz VCO and prescaler in 0.18 μm CMOS using charge-recycling technique[J]. IEEE MicroWave and Wireless Components Letters, 2009, 19(2): 104-106.
  • 4Jang Sheng-Lyang, Lin Chi-Wen, and Liu Cheng-Chen, et al.. An active-inductor injection locked frequency divider with variable division ratio[J]. IEEE MicroWave and Wireless Components Letters, 2009, 19(1): 39-41.
  • 5Mohanavelu R and Heydari P. A novel 40-GHz flip-flop-based frequency divider in 0.18μm CMOS[C]. 31st European Solid-State Circuits Conference(ESSCIRC 2005), Grenoble, France, Sept. 12-16, 2005: 185-188.
  • 6Farazian M, Gudem P S, and Larson L E. A CMOS multi-phase injection-locked frequency divider for V-band operation[J]. IEEE Microwave and Wireless Components Letters, 2009, 19(4): 239-241.
  • 7Mo Yuan, Skafidas E, and Evans R, et al.. Analysis and design of a 50-GHz 2:1 CMOS CML static frequency divider based on LC-tank[C]. European Microwave Integrated Circuit Conference, Amsterdam, Netherlands, Oct. 27-28, 2008: 64-67.
  • 8Razavi B, Lee K F, and Yan R H. A 13.4-GHz CMOS frequency divider[C]. IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, Feb. 16-18, 1994: 176-177.
  • 9Wang Hong-mo. A 1.8V 3mW 16.8GHz frequency divider in 0.25μm CMOS[C]. IEEE International Solid-state circuits Conference, San Francisco, CA, USA, Feb.7-9, 2000: 196-197.
  • 10Wong M C, Cheung S L, Luong H C. A 1-V 2.5-mW 5.2-GHz frequency divider in a 0.35-μm CMOS process[J]. IEEE Journal of Solid-State Circuits, 2003, 38(10): 1643-1648.

同被引文献16

引证文献1

二级引证文献9

电子与信息学报
2010年 第7期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部