期刊文献+

基于动态局部重配置的FPGA抗辐射模拟 被引量:6

Radioresistance Emulation of FPGA Based on Dynamic Partial Reconfiguration
下载PDF
导出
摘要 提出一种与具体硬件结构无关、基于权重的错误注入模型,用于准确模拟基于SRAM的现场可编程门阵列抗辐射性能。提出基于JTAG边界扫描技术和动态局部重配置的错误注入模拟平台。实验结果证明,由该软件模型和硬件平台组成的错误注入系统具有良好通用性,能更准确、高效地进行模拟,且成本较低。 This paper presents a hardware structure-independent weight-based fault injection model for accurate emulation of the radioresistance in the SRAM-based FPGA.Fault injection emulation platform based on Joint Test Action Group(JTAG) boundary scan and dynamic partial reconfiguration is proposed.Experimental results show that fault injection system composed of the software model and the hardware platform has high universal property and is more accurate,efficient and needs lower cost emulation.
出处 《计算机工程》 CAS CSCD 北大核心 2010年第14期218-220,226,共4页 Computer Engineering
基金 国家自然科学基金资助面上项目(60676020) 上海市浦江人才计划与上海市科委联合基金资助项目(08706200101)
关键词 现场可编程门阵列 错误注入模型 动态局部重配置 JTAG边界扫描 Field Programmable Gate Arrays(FPGA) fault injection model dynamic partial reconfiguration JTAG boundary scan
  • 相关文献

参考文献6

  • 1Ceschia M,Violante M,Reorda M S,et al.Identification and Classification of Single-event Upsets in the Configuration Memory of SRAM-based FPGAs[J].IEEE Trans.on Nucl.Sci.,2003,50(6):2088.2094.
  • 2Alderighi M,Casini F,Angelo S D,et al.Evaluation of Single Event upset Mitigation Schemes for SRAM Based FPGAs Using the FLIPPER Fault Injection Plafform[C] //Proc.of the 22nd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.Rome,Italy:[S.n.] ,2007.
  • 3Johnson E,Wirthlin M,Caffrey M.Single-event Upset Simulation on an FPGA[C] //Proc.of Conference on Engineering of Reconfignrable Systems and Algorithms.Las Vegas,Nevada,USA:[s.n.] ,2002.
  • 4Manuzzato A,Gerardin S,Paceagnella A,et al.Effectiveness of TMR-based Techniques to Mitigate Alpha-induced SEU Accumulation in Commercial SRAM-Based FPGAs[J].IEEE Trans.on Nucl.Sci.,2008,55(4):1968-1973.
  • 5于薇,来金梅,孙承绶,童家榕.FPGA芯片中边界扫描电路的设计实现[J].计算机工程,2007,33(13):251-254. 被引量:3
  • 6BYU-LANL Triple Modular Redundancy Usage Guide[Z].Configurable Computing Lab,Brigham Young University,2008.

二级参考文献7

  • 1陈光禹 潘中良.可测性设计技术[M].北京:电子工业出版社,1997..
  • 2Mui C.Using in-system Programmability in Boundary Scan Test[Z].1998.http://www.eetasia.com.
  • 3Alexander M.Boundary Scan and Internal Scan[Z].2001.http://www.eetchina.com.
  • 4Data book[M].San Jose,CA:Altera Corp.,1996.
  • 5The Programmable Logic Data Book[M].San Jose,CA:Xilinx Co.,1998.
  • 6IEEE Std 1149.1-2001[S].IEEE Standard Test Access Port and Boundary-Scan Architecture.
  • 7Leon van de Logt.An Extension to JTAG for at-speed Debug on a System[C]//Proc.of ITC International Test Conference.2003.

共引文献2

同被引文献35

  • 1王亚斌,王元,来金梅.一种改进的用于FPGA快速部分配置的电路结构[J].复旦学报(自然科学版),2008,47(6):673-678. 被引量:3
  • 2张小平,雷天民,杨松,陈仁生.CMOS集成电路的抗辐射设计[J].微电子学与计算机,2003,20(B12):68-70. 被引量:6
  • 3李果,高建民,高智勇,姜洪权.基于小世界网络的复杂系统故障传播模型[J].西安交通大学学报,2007,41(3):334-338. 被引量:16
  • 4万曼.FPGA在成像电路中的应用[C].中国空间技术研究院第二有效载荷专业组学术交流会论集.北京:北京空间机电研究所,2005.
  • 5BetzV,RoseJ,MarquardtA.深亚微米FPGA结构与CAD设计[M].王伶俐,译.北京:电子工业出版社,2008.
  • 6Carmichael C, Caffrey M, Salazar A. Correcting Single-event Upsets Through Virtex Partial Reconfiguration, Xilinx Application NoteS, XAPP216(v1.0)[EB/OL]. (2000-06-01). http://www.xilinx. com/support/documentation/application_notes/xapp216.pdf.
  • 7Xilinx Corporation. Virtex-6 FPGA Configuration User Guide (v3.0)[EB/OL]. (2010-01-18). http://www.xilinx.com/support/ documentation/user_guides/ug360.pdf.
  • 8Lattice Semiconductor Corp.. LatticeECP3 Soft Error Detection (SED) Usage Guide(v1.1)[EB/OL]. (2009-11-10). http://www. latticesemi.com/documents/tn1184.pdf.
  • 9Xilinx Corporation. Virtex-5 FPGA Configuration User Guide (v3.8)[EB/OL]. (2008-10-29). http://www.xilinx.com/support/ documentation/user_guides/ug191.pdf.
  • 10Iwanczuk R, Gatos L, Young S P, et al. FPGA Having Fast Configuration Memory Data Readback[EB/OL]. (2000-05-30). http://www.reepatentsonline.com/6069489. html.

引证文献6

二级引证文献17

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部