期刊文献+

流水线前端资源分配及其性能影响研究 被引量:2

Research on Pipeline Front-end Resource Allocation and Its Performance Impact
下载PDF
导出
摘要 动态超标量处理器的性能取决于流水线各段资源的配置情况,通常认为资源越多对性能提升越有利。对流水线前端资源的分配进行研究,发现各类资源的合理搭配更重要,资源配置过多或搭配不当可能产生负面影响。分析各类资源的潜在互相干扰、影响性能的现象、过程及深层次原因,并给出一些参考建议。 Processor performance depends on its configuration of various internal resources——usually the more resources,the more favorable performance.This paper finds that a reasonable resource configuration is more important.Rather than boosting the performance,overwhelming or improper configuration are more likely to have a negative impact.It analyzes the potential interference among various resources and their influences on the overall performance involving the phenomenon,the processes and the causes.
出处 《计算机工程》 CAS CSCD 北大核心 2010年第14期275-277,共3页 Computer Engineering
基金 中国航空科学基金资助项目(2008ZC54007) 辽宁省博士科研基金资助项目(20091059) 沈航引进人才科研启动基金资助项目 沈阳市人才资源专项基金资助项目 辽宁省科学技术基金项目(20091059) 航空科学基金项目(2008ZC54)
关键词 超标量 流水线前端 资源分配 superscalar pipeline front-end resource allocation
  • 相关文献

参考文献3

  • 1Tullsen D M,Eggers S J,Levy H M.Simultaneous Multithreading:Maximizing On-chip Parallelism[C] //Proceedings of the 22nd Annual International Symposium on Computer Architecture.Santa Margherita Ligure,Italy:ACM Press,1995:392-403.
  • 2杨华,崔刚,吴智博,刘宏伟.CMT模拟器的设计与实现[J].计算机工程,2007,33(19):251-252. 被引量:1
  • 3Henning J L.SPEC CPU2000:Measuring CPU Performance in the New Millennium[J] ,Computer,2000,33(7):28-35.

二级参考文献7

  • 1杨华,崔刚,刘宏伟,杨孝宗.Slack-Decode Simultaneously and Redundantly Threaded Architecture[J].Journal of Donghua University(English Edition),2005,22(3):1-6. 被引量:3
  • 2Spracklen L, Abraham S G. Chip Multirhreading:Opportunities and Challenges[C]//Proc.of the 11th Int'l Symposium on High-performance Computer Architecture, San Francisco. 2005.
  • 3Tullsen D M, Eggers S J, Levy H M. Simultaneous Multithreading: Maximizing on Chip Parallelism[C]//Proc.of the 22nd Annual Int'l Symposium on Computer Architecture, Santa Margherita Ligure, Italy 1995,392-403.
  • 4Olukotun K, Nayfeh B A, Hammond L, et al. The Case for a Single Chip Multiprocessor[J]. Computer Architecture News,1996,24(1).
  • 5Austin T, Larson E, Ernst N. SimpleScalar: An Infrastructure for Computer System Modeling[J]. IEEE Computer, 2002,35(2): 59-67.
  • 6Yang H, Cui G; Yang X Z. 2L-MuRR: A Compact Register Renaming Scheme for SMT Processors[C]//Proc.of the 3rd Int'l Symposium on Parallel and Distributed Processing and Applications,Nanjing,2005.
  • 7Yang H, Cui G; Yang X Z. Eliminating Inter-thread Interference in Register File for SMT Processors[C]//Proc. of the 6th Int'l Conf. on Parallel and Distributed Computing, Applications and Technologies, Dalian. 2005,40-45.

同被引文献18

  • 1王晓勇,张盛兵,黄嵩人.一种多发射DSP的数据相关控制[J].微型电脑应用,2011(11):56-58. 被引量:1
  • 2Eyerman S. Analytical Performance Analysis and Modeling of Superscalar and Multi-threaded Processors[D].Ghent,Belgium:Ghent University,2008.
  • 3Karkhanis T,Smith J E. A First-order Superscalar Processor Model[A].IEEE Press,2004.338-349.
  • 4Binkert N L,Dreslinski R G. The M5 Simulator:Modeling Networked Systems[J].IEEE Micro,2006,(04):52-60.
  • 5Eyerman S,Smith J E,Eeckhout L. Characterizing the Branch Misprediction Penalty[A].IEEE Press,2006.
  • 6Fields B,Bodik R,Hill M. Using Interaction Cost for Microarchitectural Bottleneck Analysis[A].IEEE Press,2003.228-242.
  • 7Hennessy J L, Patterson D A. Computer architecture - a quan- titative approach [ M ]. 4th ed. San Francisco : Morgan Kauf-mann Publishers ,2007.
  • 8张晨曦.计算机系统结构[M].第4版.北京:高等教育出版社,2006.
  • 9Sherwood T, Perelman E, Hamedy G, et al. Discovering and exploiting program phases [ J ]. IEEE Micro,2003,23 ( 6 ) : 84- 93.
  • 10Ho C Y, Chng K F, Yau C H, et al. A study of dynamic branch predictors : counter versus perceptron [ C ]//Proc of the inter- national conference on information technology. [ s. 1. ] : [ s. n. ] ,2007:528-563.

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部