期刊文献+

多核处理器并行编程模型的研究与设计 被引量:17

Research and design of parallel programming model on multi-core
下载PDF
导出
摘要 为了在多核处理器上充分利用多核资源以提升程序性能,研究了多核处理器的体系结构和多核环境下可能影响并行程序性能的因素,实现了基于任务的并行编程模型。该模型提供了单任务数据并行和多任务并行两种并行处理方式,其中单任务数据并行使用cache块技术划分数据集,多任务并行使用任务密取的任务调度策略。用该模型实现了计算斐波那契数列的递归算法,实验结果表明,使用该模型编写多核并行程序可以达到较高的相对于串行计算的加速比。 To fully utilize the multi-core resources on multi-core processors to improve program performance,a parallel programming model based on tasks is implemented with the study of the system architecture of multi-core processor and the factors that may influence the performance of parallel programs.One-task data parallelism and multi-task parallelism are provided by this model.Cache blocking technique is used to divide data set in one-task data parallelism and working stealing is used to schedule tasks in multi-task parallelism.The recursive algorithm of Fibonacci is realized by this model and the experimental result indicates that multi-core parallel programs written by this model can reach high speedup relative to serial programs.
作者 曹折波 李青
出处 《计算机工程与设计》 CSCD 北大核心 2010年第13期2999-3002,3056,共5页 Computer Engineering and Design
基金 上海市重点学科建设基金项目(J50103)
关键词 多核处理器 并行程序 并行编程模型 cache块技术 任务密取 multi-core processor parallel program parallel programming model cache blocking work stealing
  • 相关文献

参考文献9

  • 1Akhter S,Robert J.多核程序设计技术—通过软件多线程提升性能[M].北京:电子工业出版社,2007.
  • 2Phil Kerly.Cache blocking technique on hyper-threading technology enabled processors[EB/OL].http://software.intel.com/en-us/articles/cache-blocking-technique-on-hyper-threading-technology-enabled-processors,2007.
  • 3David A Bader,Varun Kanade,Kamesh Madduri.SWARM:A parallel programming framework for multicore processors[C].Parallel and Distributed Processing Symposium,2007:1-8.
  • 4Cerin Christophe,Michel Koskas.Work stealing technique and scheduling on the critical path[C].The 3rd International Conference on Grid and Pervasive Computing,2008.
  • 5Guy E Belloch,Phillip B Gibbous.Effectively sharing a cache among threads[C].Proceedings of the 16th ACM Symposium on Parallelism in Algorithms and Architectures,2004.
  • 6Christophe Cerin,Michel Koskas.Work stealing technique and scheduling on the critical path[C].The 3rd International Conference on Grid and Pervasive Computing,2008:227-232.
  • 7Acar U A,Blelloch G E,Blumofe R D.The data locality of work stealing[C].Theory of Computing Systems,2002:321-347.
  • 8Frgo M,Strumpen V.The cache complexity of multithreaded cache oblivious algorithms[C].ACM Symposium on Parallelism in Algorithms and Architectures,2006:271-280.
  • 9Intel Corporation.Intel()VTuneTM performance analyzer[EB/OL].http://software.intel.com/en-us/intel-vtune.

同被引文献126

引证文献17

二级引证文献37

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部