期刊文献+

基于多目标演化算法的测试程序生成 被引量:3

Test Program Generation Based on Multi-objective Evolutionary Algorithm
下载PDF
导出
摘要 针对现有的演化测试程序方法只以覆盖率为优化目标的问题,提出一种使用多目标演化算法的测试程序生成方法.该方法把测试程序生成归结为多目标优化问题,以提高覆盖率和减少模拟执行周期作为优化目标;根据模拟器反馈回的信息,使用多目标演化算法来自动引导生成新的测试程序.使用该方法对北大众志UniCore32-2微处理器进行实验的结果表明,在保证覆盖率指标的前提下,采用文中方法生成的测试程序模拟执行时间是现有方法的12.92%,是手写测试程序集的3.62%. Existing test program evolution method uses single coverage metric to evaluate test programs in evolution process, and it can not guarantee the execution time index of the optimal solution. To cope with the problem, this paper proposes a test program generation approach based on multi-objective evolutionary algorithm (MOEA). It considers test program generation as a multi-objective optimization problem and both increasing coverage and reducing execution time are optimization goals. Through analyzing the feedback information from the simulator and using MOEA technology, it can automatically guide the direction of the new test generation. Experimental results on PKUnity UniCore32-2 microprocessor demonstrated that the optimal test program generated by the proposed method guaranteed the coverage requirements, was 12.92% of the traditional test program evolution method and 3.62% of hand-written test program set in execution time.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2010年第8期1382-1389,共8页 Journal of Computer-Aided Design & Computer Graphics
基金 国家"八六三"高技术研究发展计划(2006AA010202)
关键词 功能验证 覆盖率准则 多目标演化算法 测试生成 functional verification coverage metric multi-objective evolutionary algorithms test generation
  • 相关文献

参考文献19

  • 1Bergeron J. Writing testbenches: functional verification of HDL models [M]. 2nd ed. Norwell: Kluwer Academic Publishers, 2003.
  • 2Fournier L, Arbetman Y, Levinger M. Functional verification methodology for microprocessors using the Genesys test program generator [C] //Proceedings of the Conference on Design, Automation and Test in Europe, Munich, 1999: Article No. 92.
  • 3Shimizu K, Gupta S, Koyama T, et al. Verification of the cell broadband engine^TM processor [C] //Proceedings of the 43rd Annual ACM IEEE Design Automation Conference, San Francisco, 2006:338-343.
  • 4Sanchez E, Squillero G. Evolutionary techniques applied to hardware optimization problems: test and verification of advanced processors [J]. Studies in Computational Intelligence, 2007, 66:303-326.
  • 5Adir A, Almog E, Fournier L, et al. Genesys-pro: innovations in test program generation for functional processor verification [J]. IEEE Design &Test, 2004, 21(2): 84-93.
  • 6朱丹,李暾,郭阳,李思昆.微处理器体系结构级测试程序自动生成技术[J].软件学报,2005,16(12):2172-2180. 被引量:7
  • 7Gluska A. Practical methods in coverage-oriented verification of the Merom microprocessor [C] //Proceedings of the 43rd Annual ACM IEEE Design Automation Conference, San Francisco, 2006:332-337.
  • 8易江芳,佟冬,程旭.使用贝叶斯网络的高效模拟矢量生成方法[J].计算机辅助设计与图形学学报,2007,19(5):616-621. 被引量:7
  • 9Fine S, Ziv A. Coverage directed test generation for functional verification using Bayesian networks [C] // Proceedings of the 40th Annual ACM IEEE Design Automation Conference, Anaheim, 2003:286-291.
  • 10Koo H M, Mishra P. Functional test generation using property decompositions for validation of pipelined processors [C] //Proceedings of the Conference on Design, Automation and Test in Europe, Munich, 2006:1240-1245.

二级参考文献33

  • 1单锦辉,姜瑛,孙萍.软件测试研究进展[J].北京大学学报(自然科学版),2005,41(1):134-145. 被引量:138
  • 2Bergeron J. Writing Testbenches: Functional Verification of HDL Models. Boston: Kluwer Academic Publishers, 2000.
  • 3Dill DL. What's between simulation and formal verification? In: Proc. of the 35th Design Automation Conf. San Francisco: ACM Press, 1999. 328-329.
  • 4O'Krafka B, Mandyam S, Kreulen J, Raghavan R, Saha A, Malik N. MPTG: A portable test generator for cache-coherent multiprocessors. In: Meitz RO. Proc. of the 14th Annual Int'l Phoenix Conf. on Computers and Communications. Scottsdale: IEEE Service Center, 1995.38-44.
  • 5Aharon A, Goodman D, Levinger M, Lichtenstein Y, Malka Y, Metzger C, Molcho M, Shurek G. Test program generation for functional verification ofpowerPC processors in IBM. In: Proc. of the 32nd Design Automation Conf. San Francisco: ACM Press,1995. 279-285.
  • 6Chandra A, Iyengar V, Jameson D, Jawalekar R, Nair I, Rosen B, Mullen M, Yoon J, Armoni R, Geist D, Wolfsthal Y.AVPGEN-A test generator for architecture verification. IEEE Trans. on Very Large Scale Integration (VLSI)Systems, 1995,3(2): 188-200.
  • 7Rubin S, Levinger M, Pratt RR, Moore WP. Fast eonstruction of test-program generators for digital signal processors. In: Proc. of the IEEE Int'l Conf. on Acoustics, Speech, and Signal Processing, Vol 4, Phoenix: Omni Press, 1999. 1989-1992.
  • 8Malik N, Roberts S, Pits A, Dobson R. Automaton: An autonomous coverage-based multiprocessor system verification environment. In: Proc. of the 8th IEEE Int'l Workshop on Rapid System Prototyping. IEEE Computer Society, 1997. 168-172.
  • 9Aharon A, Bar-David A, Dorfman B, Gofman E, Leibowitz M, Schwartzburd V. Veryfication of the IBM RISC System/6000 by a dynamic biased pseudo-random test program generator. IBM Systems Journal, 1991,30(4):527-538.
  • 10Wu LM, Wang KC, Chiu CY. ABNF-Based automatic test program generator for compatible microprocessor VADL. ACM Trans.on Design Automation of Electronic Systems, 2004,9(1): 105-132.

共引文献14

同被引文献72

  • 1朱丹,李暾,郭阳,李思昆.微处理器体系结构级测试程序自动生成技术[J].软件学报,2005,16(12):2172-2180. 被引量:7
  • 2胡伟武,张福新,李祖松.龙芯2号处理器设计和性能分析[J].计算机研究与发展,2006,43(6):959-966. 被引量:37
  • 3易江芳,佟冬,程旭.使用贝叶斯网络的高效模拟矢量生成方法[J].计算机辅助设计与图形学学报,2007,19(5):616-621. 被引量:7
  • 4Patra P. On the cusp of a validation wall [J], IEEE Design &?Test of Computers, 2007, 24(2) : 193-196 Bentley B. Validating a modern microprocessor [C] //Proceedingsof the 17th International Conference on Computer AidedVerification. Heidelberg: Springer, 2005: 2-4.
  • 5Bentley B. Validating a modern microprocessor [C] //Proceedingsof the 17th International Conference on Computer AidedVerification. Heidelberg: Springer, 2005: 2-4.
  • 6Schuhcrt K D Roesner W, Luddcn J M, et al. Functionalverification of the IBM POWER7 microprocessor andPOWER7 multiprocessor systems [J]. IBM Journal ofResearch and Development’ 2011, 55(3) : 10: 1-10: 17.
  • 7De Michcli G. Seiculescu C\ Murali C,et al. Networks onchips: from research to products [C] //Proceedings of the 47thDesign Automation Conference. New York: ACM Press,2010: 300-30.
  • 8MYM50 million paperweight starts with validated designs[C] //Proceedings of the 47th Design Automation Conference.New York: ACM Press, 2010: 8-11.
  • 9Foutris N, Gizopoulos D, Psarakis M, et al. Acceleratingmicroprocessor silicon validation by exposing ISA diversity[C] //Proceedings of the 44th Annual IEEE/ACMInternational Symposium on Microarchitecture. New York:ACM Press, 2011; 386-397.
  • 10Adir A, Copty S,Landa S,et al. A unified methodology forpre-silicon verification and post-silicon validation [C] IIProceedings of Design, Automation Test in EuropeConference Exhibition. New York: ACM Press, 2011 : 1-6.

引证文献3

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部