期刊文献+

不同有源层厚度的多晶硅薄膜晶体管特性研究

Characteristics of polysilicon thin film transistor with different active layer thickness
下载PDF
导出
摘要 多晶硅薄膜晶体管(poly-Si TFT)因较非晶硅薄膜晶体管(a-Si TFT)相比具有更高的场效应迁移率而成为目前显示界研究的热点。在制备多晶硅薄膜及其TFT器件的过程中,发现不同厚度的多晶硅薄膜具有不同的电学特性。经分析,不同厚度的多晶硅薄膜有源层TFT器件也势必表现出不同的器件电学特性。为此,制备3种多晶硅薄膜有源层厚度的TFT器件,比较且优化器件的各种电学特性—场迁移率、阈值电压、亚阈值幅摆、电流开关比等,最后确定TFT器件有源层的最佳厚度。 Poly-Si TFT has become the hot topic in the field of display currently due to higher field-effect mobility than that of a-Si TFT.During the fabrication of polycrystalline silicon thin film and its TFT devices,it is observed that polycrystalline silicon thin film showes different electrical properties.After analysis,we consider that polysilicon thin film TFT devices with different active layer thickness are bound to show different electrical properties of devices.Therefore,we prepared three kinds of TFT devices with different polycrystalline silicon thin film active layer thickness,After comparing and optimizing various electrical properties of the device,such as field mobility,threshold voltage,subthreshold swing increase,current ratio,and gate voltage induced drain leakage,the optimum active layer thickness of the TFT device was determined.
作者 李阳
出处 《兵器材料科学与工程》 CAS CSCD 2010年第4期4-7,共4页 Ordnance Material Science and Engineering
基金 国家自然科学基金(批准号:60437030)
关键词 薄膜晶体管 多晶硅薄膜有源层 电学特性 thin film transistor polysilicon thin films active layer electrical properties
  • 相关文献

参考文献5

二级参考文献28

  • 1Souk J H, Kim J S. 24-in. wide UXGA TFT-LCD for HDTV application [C]//SID'2000 Digest, Calrfornia, USA: SID, 2002 : 452-455.
  • 2Kimura M, Fukami T, Kumagawa K, et al. An advanced 23-in. in-pane-switching mode TFT-LCD H1920 X V1200Pixels [C]//SID 2000 Digest, Calrfornia, USA..SID,2002.. 468-471.
  • 3Yoon S Y, Young N, van der Zaag P J, et al. High-performance poly-Si TFTs made by Ni-mediated crystallization through low-shot laser annealing [J]. IEEE Electron Device Lett., 2003,24(1) ..22-24.
  • 4Alain C K, chan C F. Cheng and mansun chan effects of dopants on the electrical behavior of grain boundary in metalinduced crystallized polysilicon film [J]. IEEE Trans. Electron Devices ,2005,52(8) :1917-1919.
  • 5Meng Z, Wang M, Wong M. High performance low temperature metal-induced unilaterally crystallized polycrystalline silicon thin film transistors for system-on-panel applications [J]. IEEE Trans. Electron Devices ,2000, 47(2) 404-409.
  • 6Lin Chia-Pin, Xiao Yi-Hsuan, Tsui Bing-Yue. High-performance poly-Si TFTs fabricated by lmplant-to-silicide Technique [J]. IEEE Electron Devices Letters, 2005, 26(3) :185-187.
  • 7Choi J H, Cheon J H, Kim S K. Giant-grain silicon (GGS) and its application to stable thin-film transistor [J]. Displays, 2005,26(3) :137-142.
  • 8Branz H M. Method for improving the stability of amorphous silicon: United States Patent, 6,713,400 [P]. 2004- 03-30.
  • 9Wang M, Meng Z, Wong M: The effects of high temperature annealing on metal-induced laterally crystallized polycrystalline silicon [J]. IEEE Trans. Electron Devices ,2000, 47(11) :2061-2067.
  • 10Hayzelden C, Batstone J L. Silicide formation and silicide-mediated crystallization of nickel-implanted amorphous silicon thin films [J]. J. Appl. Phys. , 1993, 73(12):8278-8289.

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部