期刊文献+

汇编级软硬结合的控制流检测方法 被引量:3

A Hard Soft Integrated Control Flow Checking Method at Assembly Level
下载PDF
导出
摘要 控制流检测技术是防止由于瞬时故障造成程序错误运行的有效手段之一,在ARGOS卫星上测试过的基于汇编语言的软件控制流检测算法CFCSS具有较高的错误检测能力和较低的冗余指令开销,实用性较强,但此算法存在检测混淆和检测出错现象.为此,首先阐述了CFCSS算法中存在的检测混淆和检测出错现象;接下来根据汇编语言特点,修改了基础基本块的选择方法和多调整签名值赋值语句的插入位置,提出了改进的ICFCSS控制流检测算法;为了在ICFCSS算法基础上进一步提高错误检测能力、降低故障延迟时间和冗余指令开销,提出了软硬结合的ICFCSSHS控制流检测方法,此方法在编译程序时只增加了和签名有关的信息,在程序运行时通过译码阶段判指令类型来触发相应的硬件完成控制流检测.实验表明,此方法的冗余代码空间开销比CFCSS算法减少了21.5%,平均未检测出错误率仅为1.5%,具有一定的使用价值. The control flow checking(CFC) technique is one of the effective ways to avoid programs down caused by transient fault.The control flow checking by software signatures(CFCSS) based on assemble code which has been tested on ARGOS satellite,has not only the relatively high error detecting ability and lower cost in redundant instructions,but also more practicability.However,there are still some detection loopholes and mistaken checking in this algorithm.Firstly the detection loopholes and mistaken checking are explained in CFCSS.Then according to the character of assemble,an improved CFCSS algorithm is presented,which modifies the basic-block selecting method and the insert position of multi-adjusting signature value assign instructions.Furthermore,In order to improve the detecting ability and reduce the cost in redundant instructions on the basis of the improved algorithm,an improved CFCSS using hardware software(ICFCSSHS) algorithm is presented.In this algorithm,only the information about signature is generated in compiler and the control flow checking hardware units are triggered by judging the instruction types in the ID stage.Experimental results show that the redundant code memory overhead of this algorithm is 21.5% lower than that of CFCSS algorithm,and the undetected error rate is only 1.5%.It has strong practical value.
出处 《计算机研究与发展》 EI CSCD 北大核心 2010年第8期1481-1489,共9页 Journal of Computer Research and Development
基金 国家自然科学基金项目(60973035) 中央高校基本科研业务费专项资金资助项目(HEUCF100606 HEUCF100604 C2009Z028J)~~
关键词 可靠性 硬件故障容错 控制流检测技术 控制流图 基本块 reliability hardware fault tolerance control flow checking technique control flow graph basic block
  • 相关文献

参考文献15

  • 1Mitra S,Seifert N,et al.Robust system design with built-in soft-error resilience[J].IEEE Computer,2005,38(2):43-52.
  • 2Ronen R,Mendelson A,et al.Coming challenges in micro-architecture and architecture[J].Proceeding of the IEEE,2001,89(3):325-340.
  • 3Cheynet P,Nicolescu B,Velazco R,et al.Experimentally evaluating an automatic approach for generating safety-critical software with respect to transient errors[J].IEEE Trans on Nuclear Science,2000,47(6):2231-2236.
  • 4McMorrow D,Lotshaw William T,et al.Single-event upset in flip-chip SRAM induced by through-wafer,two-photon absorption[J].IEEE Trans on Nuclear Science,2005,52(6):2421-2425.
  • 5王同权,戴宏毅,沈永平,张若棋,肖亚斌.宇宙高能质子致单粒子翻转率的计算[J].国防科技大学学报,2002,24(2):11-13. 被引量:11
  • 6Alkhalifa Z,Nair V S S,Krishnamurthy N,et al.Design and evaluation of system-level checks for on-line control flow error detection[J].IEEE Trans on Parallel and Distributed Systems,1999,10(6):627-641.
  • 7李爱国,洪炳熔,王司.一种软件实现的程序控制流错误检测方法[J].宇航学报,2006,27(6):1424-1430. 被引量:9
  • 8Oh N,Shirvani P,McCluskey E,et al.Control flow checking by software signatures[J].IEEE Trans on Reliability,2002,51(2):111-122.
  • 9Mahmood A,McCluskey E J.Concurrent error detection using watchdog processors-A survey[J].IEEE Trans on Computers,1988,37(2):160-174.
  • 10Rajabzadeh A,Miremadi S G.A hardware approach to concurrent error detection capability enhancement in COTS processors[C] //Proc of the 11th IEEE Pacific Rim Int Symp on Dependable Computing.Washington,DC:IEEE Computer Society,2005:83-90.

二级参考文献24

  • 1龚锐,陈微,刘芳,戴葵,王志英.基于异步电路技术改进三模冗余结构[J].计算机研究与发展,2006,43(z2):23-27. 被引量:1
  • 2李爱国,洪炳熔,王司.一种软件实现的程序控制流错误检测方法[J].宇航学报,2006,27(6):1424-1430. 被引量:9
  • 3高星,廖明宏,吴翔虎,黄振远.基于虚拟寄存器的控制流错误检测算法[J].宇航学报,2007,28(1):183-187. 被引量:4
  • 4Majzik I, Hohl W, Pataricza A, et al. Multiproeessor checking using watchdog processors [J]. International Journal of Computer Systems Science and Engineering, 1996, 11(5): 301-310
  • 5Alkhalifa Z, Nair V S S, Krishnamurthy N, et al. Design and evaluation of system-level checks for on-line control flow error detection [J]. IEEE Trans on Parallel and Distributed Systems, 1999, 10(6): 627-641
  • 6Goloubeva O, Rebaudengo M, Sonza R M, et al. Soft-error detection using control flow assertions [C]//Proc of IEEE Int Symp on Defect and Fault Tolerance in VLSI Systems. Los Alamitos, CA.. IEEE Computer Society, 2003:581-588
  • 7Oh N, Shirvani P, McCluskey E J. Control flow checking by software signatures [J]. IEEE Trans on Reliability, 2002, 51(2): 111-122
  • 8Venkatasubramanian R, Hayes J P, Murray B T. Low-cost on-line fault detection using control flow assertions [C]// Proc of IEEE On-Line Testing Symposium. Los Alamitos: IEEE Computer Society, 2003:137-143
  • 9Fazeli M, Farivar R, Miremadi S G. A software-based concurrent error detection technique for PowerPC processorbased embedded systems[C] //Proc of IEEE-Int Syrup on Defect and Fault Tolerance in VLSI Systems. Los Alamitos: IEEE Computer Society, 2005:266-274
  • 10Czech E W, Siewiorek D. Effects of transient gate-level faults on program behavior [C]//Proc of IEEE Int Fault-Tolerant Computing Symposium. Los Alamitos, CA: IEEE Computer Society, 1990:236-243

共引文献20

同被引文献43

引证文献3

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部