期刊文献+

数字芯片溢出逻辑电路的设计与仿真研究 被引量:3

The Research On Circuit Designed For Processing Over-flow In Digital Chip
下载PDF
导出
摘要 溢出逻辑现象是进行数字芯片电路设计时常会出现的一类现象,溢出现象会导致出现错误的运算结果,所以在电路设计时要重点考虑。如何正确得判断溢出现象是否产生及采取正确有效的手段来进行处理是本文主要讨论的问题。本文根据溢出产生的原理给出了解决溢出现象的算法,同时设计出对溢出现象能够正确进行处理的电路,并进行了仿真。T-SPICE仿真结果证明,该电路能正确得处理算术运算中出现的溢出现象。本文最后给出了一种溢出逻辑的改进电路设计。 The Over-flow will appear in the digital circuit design.How to detect and process the over-flow is the discussing issue.We will give an algorithm based on the over-flow theory.The simulation of the designed circuit by T-SPICE proves that the algorithm can correct the over-flow.In the end of the paper an improved design is discussed.
作者 王颖 董江
出处 《微计算机信息》 2010年第22期159-160,163,共3页 Control & Automation
关键词 溢出判断 电路设计 仿真 Over-flow Detection Circuit Design Simulation
  • 相关文献

参考文献2

二级参考文献7

  • 1[1]N.Zhuang and H.Wu,"A new design of the COMS full adder," IEEE J.of solid state circuits,Vlo.27,pp.840-844,May 1992.
  • 2[2]J.Wang,S.Fang,and W.Feng,"New efficient designs for XOR and XNOR function on the transistor level," IEEE J.Solid-State Circuits,Vol.29,pp.780-786,July 1994.
  • 3[3]R.Shalem,E.John,and L.K.John,"A novel low-power energy recovery full adder cell," in Proc.Great Lakes Symp.VLSI,pp.380-383,Feb.1999.
  • 4[4]Fartash Vasefi and Z.Abid,"10-Transistor 1-bit Adders for nbit Parallel Adders," IEEE J.of solid state circuit,pp.7803-8656,Apr,2004.
  • 5[5]H.T.Bui,A.K.Al-Sheraidah,and wang,"Design and analysis of 10-transistor full adders using novel XOR-XNOR gates," in Proc.Int.Conf.Signal Processing 2000 (Wold Computer Congress),Beijing,China,Aug.2000
  • 6[6]N.Weste and K.Eshraghian,Principles of CMOS VLSI Design,a System Perspective.Reading,MA:Addison-Wesley,1993.
  • 7[7]Yingtao Jiang,Abdulkarim Al-Sheraidah,Yuke Wang,Edwin Sha,and Jin-Gyun chung,"A Novel Mutipleser-Based Low-Power Full Adder," IEEE Transactions on circuits and systems-Ⅱ:express briefs,Vol.51,No.7,July 2004.

同被引文献13

引证文献3

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部