期刊文献+

0.13um工艺中钴硅化物的缺陷分析与改善

THE Failure analysis and integrated solution of the formation of co-salicide in 0.13um manufacture process of logic product
下载PDF
导出
摘要 在半导体器件的制造过程中,尤其是在0.18um及其以下的制造工艺中,自对准金属硅化物(Salicide,Self-Aligned Sili-cide)工艺是一项极其关键,同时也涉及到复杂工艺整合的工艺技术。它直接决定了所制造的半导体器件能否达到EDR(Electrical Design Rule)所规定的电学性能,同时还决定了半导体产品中几千万个器件的均一性和可靠性。本文主要通过分析半导体WAT(Wafer Acceptance Test)测试中P型器件饱和电流Idsat不稳定的现象,借助FA(Failure Analysis)手段,提出了造成这一现象的失效模型,最后通过合理的实验设计和分析,从工艺整合的角度,提出了在0.13um逻辑产品制造工艺中,形成均一稳定的低电阻金属钴硅化物(Co-Salicide)的具体解决方法。 During the manufacture process of the semiconductor devices, especially for the technologies of 0.18um and below, Salicide (Self-aligned Silicide)formation process is one of the most important processes related with complicated integration problems.Its performance not only determinates whether the devices manufactured by it could meet the electrical requirement of EDR (Electrical Design Rule), but also determinates the uniformity and reliability of the tens of millions devices in the semiconductor products.In this paper, we analyzed the unstable phenomenon of PMOS Idsat during the device WAT (Wafer Acceptance Test)test and proposed the failure model of this phenomenon through FA (Failure Analysis)method.With logical experiment design and result analysis, we come out one detailed solution for the formation of uniform Co-Salicide with low Rs in the manufacture process of 0.13um logic product from the integration point of view.
出处 《微计算机信息》 2010年第23期151-152,208,共3页 Control & Automation
关键词 0.13um 半导体 自对准金属硅化物 金属钴硅化物 选择性二氧化硅 整合 0.13um Semiconductor Salicide Co-Salicide SAB Oxide Integration
  • 相关文献

参考文献7

  • 1Dinesh Saigal, Gigi Lai, Lisa Yang, Jingang Su, Ken Ngan, Murali Narashiman, Fusen Chen, Ajay Singhal, Dave Lopes, Sean Lian, Wanqing Cao, Kevin Tsai, Patrick Lo, S.K. Lee, James Shih, "Study of capping layers, cleaning method and rapid thermal processing temperature on cobalt Silicide formation", Part of the SPIE Conference on Multilevel Interconnect Technology Ⅲ, September 1999.
  • 2R. Li, W.-R. Kong, K. Tao, L.-J. Yu, K. Huang, J. Ning, C.-Q. Geng, and C.-D. Wang, "Threshold Voltage Shift Due to Mechanical Stress-Enhanced Plasma Process-Induced Damage in 0.13-urn pMOSFET", IEEE Electron Device Letters, vol. 28, pp. 360-362, May. 2007.
  • 3Joo-Hyoung Lee, Sung-Hyung Park, Key-Min Lee, Ki-Seok Youn, Young-Jin Park, Chel-Jong Choi, Tae-Yeon Seong, and Hi-Deok Lee, "A Study of Stress-Induced p+/n Salicided Junction Leakage Failure and Optimized Process Conditions for Sub-0.15- urn CMOS Technology", IEEE TRANSACTIONS OF ELECTRON DEVICES, VOL.49, NO.11, NOVEMBER 2002.
  • 4Y.L.Hsu, Y.K.Fang, S.J.Fang, Paul Chu, and Yens Ho, "Investigation and Modeling of Stress Effects on the formation of Cobalt Salicide", IEEE ELECTRON DEVICE LETTERS, VOL.26, NO.9, SEPTEMBER 2005.
  • 5Plasma Etching: Fundamentals and Applications (Series on Semiconductor Science and Technology, 7) by M. Sugawara.
  • 6麻省理工学院开放式课程计划(微电子学与MOSFET元件)MOSFET:I-V Characteristics(Saturation,Back Bias).
  • 7林昆,何波涌.基于钴硅化物电迁移现象的电熔丝器件的优化设计与研究[J].微计算机信息,2009,25(23):218-219. 被引量:1

二级参考文献5

  • 1夏宏美,李成诗,韩芳,赖宗声.深亚微米超大规模集成电路的静态时序分析[J].微计算机信息,2006(03Z):215-218. 被引量:6
  • 2W.R. TONTI et al., "Reliability and design qualification of a sub-micron tungsten silicide E-Fuse', IRPS Proceedings [J], p. 152-156, 2004.
  • 3M. Alavi et al., "A PROM Element Based on Salicide Agglomeration of Poly Fuses in a CMOS Logic Process", IEDM Technical Digest[J],p.855-858, 1997.
  • 4A. Kalnitsky, I. Saadat, A. Bergemont, P. Francis, ."CoSi2 integrated fuses on poly silicon for low voltage 0.181xm CMOS applications" ,IEDM Technical Digest[J], p.765-768, 1999.
  • 5C. Kothandaraman, S.K. Iyer, S.S. Iyer, "Electrically Programmable Fuse (eFUSE) Using Electromigration in Silicides" [J], IEEE Electron Device Letters, vol.23, no.9,p. 523-525, 2002.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部