期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

应用于无线传感网络SoC的逐次逼近A/D转换器 被引量：1

Successive Approximation A/D Converter for Wireless Sensor Network SoC
下载PDF
导出
摘要 设计了应用于无线传感网络SoC解决方案的10位150 kS/s逐次逼近A/D转换器。通过失调消除技术、合理的时序控制和版图设计,实现了电路的高精度和低功耗。设计的A/D转换器积分非线性和微分非线性分别为0.54 LSB和0.8 LSB;在150 kS/s采样率1、4.3 kHz输入信号频率时,信噪比为60.8 dB,无杂散动态范围83.1 dB。设计实现基于TSMC 0.18μm混合信号CMOS工艺,IP核面积为0.083 mm2,1.8 V工作电压下功耗为0.56 mW。 A 10-bit 150 kS/s successive approximation A/D converter（ADC） was designed for wireless sensor network SoC.By using offset cancellation,optimized time-sequence control logic and proper layout design,high precision and low power were achieved for the circuit with 0.54 LSB of INL and 0.8 LSB of DNL.When operating at a sampling rate of 150 kS/s with 14.3 kHz input signal,the ADC had an SNR of 60.8 dB and an SFDR of 83.1 dB.Implemented in TSMC＇s 0.18 μm mixed signal CMOS technology,the IP core occupies a chip area of 0.083 mm^2 and the circuit consumes 0.56 mW of power from 1.8 V supply voltage.
作者 黄伟 马成炎 叶甜春
机构地区 中国科学院微电子研究所 杭州中科微电子有限公司
出处 《微电子学》 CAS CSCD 北大核心 2010年第4期491-496,共6页 Microelectronics
基金 浙江省重大科技专项(2006C11107)
关键词 片上系统 A/D转换器 无线传感网络 失调消除 SoC A/D converter Wireless sensor network Offset cancellation
分类号 TN432 [电子电信—微电子学与固体电子学] TN792 [电子电信—电路与系统]
  • 相关文献

参考文献15

  • 1WANG M-Z,CHEN C-H.Design synthesis and performance measurement of pipelined flash ADC for SoC applications[C] // Instrum and Meas Technol Conf.Ottawa,Canada.2005:19-24.
  • 2孙彤,李冬梅.一种2.5V1-MS/s 12位逐次逼近A/D转换器[J].微电子学,2007,37(5):744-747. 被引量：3
  • 3YOSHIDA T,AKAGI M,SASAKI M,et al.A 1 V supply successive approximation ADC with rail-to-rail input voltage range[C] // IEEE Int Symp Circ and Syst.2005:192-195.
  • 4AKYILDIZ I F,SU W,SANKANRASUBRAMA-NIAM Y,et al.Wireless sensor networks:a survey[J].Computer Networks,2002,38(4):393-422.
  • 5ENZ C,SCOLARI N,YODPRASIT U,et al.Ultra low-power radio design for wireless sensor networks[C] // IEEE Int Workshop Radio-Freq Integr Technol.Singapore.2005:K1-17.
  • 6ZHOU Z-M,PAIN B,FOSSUM E R,et al.CMOS active pixel sensor with on-chip successive approximation analog-to-digital converter[J].IEEE Trans Elec Dev,1997,44(10):1759-1763.
  • 7SAUERBREY J,SCHMITT-LANSIEDEL D,THEWES R.A 0.5-V 1-μW successive approximation ADC[J].IEEE J Sol Sta Circ,2003,38(7):1261-1265.
  • 8HONG H-C,LEE G-M.A 65-fJ/conversion-step 0.9 V 200 kS/s rail-to-rail 8-bit successive approximation ADC[J].IEEE J Sol Sta Circ,2007,42(10):2161-2168.
  • 9AGENS A,BONIZZONI E,MALOBERTI F.Design of an ultra-low power SA-ADC with medium/high resolution and speed[C] // IEEE Int Symp Circ Syst,2008:1-4.
  • 10RAZAVI B,WOOLEY B A.Design techniques for high-speed,high-resolution comparators[J].IEEE J Sol Sta Circ,1992,27(12):1916-1926.

二级参考文献11

  • 1CULURCIELLO E, ANDREOU A. An 8-bit, 1 mW successive approximation ADC in SOI CMOS[C]// Proc 2003 Int Symp Circ and Syst. Bangkok, Thailand. 2003: Ⅰ-301-Ⅰ-304.
  • 2RAZAVI B, WOOLEY B A. Design techniques for high-speed, high-resolution domparators[J]. IEEE J Sol Sta Circ, 1992, 27(12): 1916-1926.
  • 3KUROSE D, ITO T, UENO T, et al. 55-mW 200-MSPS 10-bit pipeline ADCs for wireless receivers[J]. IEEE J Sol Sta Cire, 2006, 41(7): 1589-1595.
  • 4LEE S C, KIM K D, KWON J-K, et al. A 10-bit 400- MS/s 160 mW 0. 13 μm CMOS dual-channel pipeline ADC without channel mismatch ealibration[J]. IEEE J Sol Sta Circ, 2006, 41(7): 1596-1605.
  • 5VARZAGHANI A, YANG C K K. A 600-MS/s 5-bit pipeline A/D converter using digital reference calibration[J]. IEEE J Sol Sta Cite, 2006, 41(2): 310-319.
  • 6JOHNSTON J E. A 24-bit delta-sigma ADC with an ultra-low noise chopper-stabilized programmable gain instrumentation amplifier[C] // Third Int Conf Advanced A/D and D/A Conversion Techniques and Their Applications. Glasgow, UK. 1999: 179-182.
  • 7WANG C B. A 20-bit 25-kHz delta-sigma A/D converter utilizing a frequency-shaped chopper stabilization scheme[J]. IEEE J Sol Sta Cite, 2001, 36(3). 566- 569.
  • 8YAMAMURA K, NOGI A, BARLOW A. A low power 20 bit instrumentation delta-sigma ADC [C]// Custom Integr Cite Conf. San Diego, CA, USA. 1994. 519-522.
  • 9SCOTT M D, BOSER B E, PISTER K S J. An ultra low-energy ADC for smart dust[J]. IEEE J Sol Sta Circ, 2003, 38(7): 1123-1129.
  • 10MAZZA G, RIVETTI A, ANELLI G, et al. A 32- channel, 0. 25μm CMOS ASIC for the readout of the silicon drift detectors of the ALICE experiment[J]. IEEE Trans Nucl Sci, 2004, 51(5): Part 1, 942- 1947.

共引文献2

同被引文献13

  • 1毕查德 拉扎维(著) 陈贵灿 程军 张瑞智 (译).模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003.151-155.
  • 2Cadence公司,数字/混合信号半导体及其SOC的兴起[R].2003.
  • 3Schreier R, Temes G C. Understanding delta-sigma da- ta converters[M]. New York: IEEE Press, 2005.
  • 4Norsworthy S, Schreier R,Temes G. Delta-sigma data converters: theory, design and simulation [ M]. New York:IEEE Press, 1996.
  • 5Yao L B, Steyaert M, Sansen W. Low-power low- voltage sigma-delta modulators in nanometer CMOS [M]. Dordrecht: Springer press,2006.
  • 6Rabii S, Wooley B A . A 1. 8-V digital-audio sigma- delta modulator in 0. 8-μm CMOS[J].IEEE Solid-State Circuits, 1997, 32(6) : 783-796.
  • 7Yao L B, Steyaert M S J,Sansen W. A 1V 140-μW 88- dB audio sigma-delta modulator in 90-nm CMOS[J]. IEEE JSSC,2004,39(11) :1809-1818.
  • 8Zierhofer C M. Adaptive sigma-delta modulation with one-bit quantization[J]. IEEE Trans on Circuits and Sys,II,2000, 47(5) :408-415.
  • 9Sauerbrey J, Tille T, Schmitt-Landsiedel D, et al. A 0. 7-V MOSFET-only switched-opamp ∑△ Amodulator in standard digital CMOS technology[J]. IEEE Solid- State Circuits, 2002,37(12) : 1662-1669.
  • 10Kuo C H, Shi D Y, Chang K S. A low-voltage fourth- order cascade delta-sigma modulator in 0. 18μm CMOS [J]. IEEE Trans on Circuits and Syst I, 2010,57(9): 2450-2461.

引证文献1

二级引证文献1

微电子学
2010年 第4期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部