期刊文献+

电荷再分配SAR ADC低能耗电容阵列Matlab模型 被引量:1

Matlab Modeling of Energy Efficient Capacitor Arrays in Charge Redistribution SAR ADC
下载PDF
导出
摘要 为了减小SAR ADC的功耗和面积,结合SAR ADC无源元件的匹配理论,采用理论分析推导及Matlab建模验证的方式,针对多种电荷再分配型SAR ADC,对其中电容阵列的能量损耗进行比较和讨论。在分析传统电荷再分配结构以及近期文献提出的两种低能耗结构(电容拆分结构和两步式结构)的基础上,提出一种结合双端采样和单位电容缩放的新型转换结构,与其他几种结构相比较,该新型结构在能耗和面积上都得到了显著优化,并且工艺实现也非常方便,适合低功耗片上系统的应用。 To reduce energy dissipation and area of SAR ADC,energy dissipation of capacitor arrays in different types of charge redistribution SAR ADC's was discussed based on theory analysis and Matlab modeling,as well as passive element matching theory.Based on analyses of conventional charge redistribution structure and two recently published low-power structures,a novel conversion approach combining dual sampling with unit scalable capacitor method was proposed.Compared with previous structures,this novel structure can obviously reduce area of SAR ADC and energy dissipation of internal D/A conversion network.It is also easy for process implementation and very suitable for low power SoC applications.
出处 《微电子学》 CAS CSCD 北大核心 2010年第4期612-616,共5页 Microelectronics
基金 国家自然科学基金资助项目(60725415 60971066 60676009 60776034 60803038) 国家高技术研究发展(863)计划基金资助项目(2009AA01Z258 2009AA01Z260) 国家重大科技专项资助项目(2009ZX01034-002-001-005)
关键词 A/D转换器 逐次逼近 电容阵列 A/D converter SAR Capacitor array
  • 相关文献

参考文献12

  • 1GINSBURG B P,CHANDRAKASAN A P.Highly interleaved 5-bit,250-MSample/s,1.2-mW ADC with redundant channels in 65-nm CMOS[J].IEEE J Sol Sta Circ,2008,43(10):2641-2650.
  • 2钱文荣,戴庆元,朱红卫.一种低功耗12位30MHz流水线A/D转换器[J].微电子学,2008,38(2):241-245. 被引量:3
  • 3VERMA N,CHANDRAKASAN A P.An ultra low energy 12-bit rate-resolution scalable SAR ADC for wireless sensor nodes[J].IEEE J Sol Sta Circ,2007,42(6):1196-1205.
  • 4Analog Devices.AD7877-Touch Screen Controller[EB/OL].Norwood MA,U.S.A.http:// www.analog.com/en/analog-to-digital-converters/ad-converters/ad7877/products/product.html,2009.
  • 5MOGNON V R,FILHO C A.Capacitive-SAR ADC input offset reduction by stray capacitance compensation[C] // ICCDCS.Cancun,Mexico.2008:1-6.
  • 6ZHONG Lungui,YANG Haigang,ZHANG Chong.Design of an embedded CMOS CR SAR ADC for low power applications in bio-sensor SOC[C] // ASICON.Guilin,China.2007:668-671.
  • 7ELZAKKER M V,TUIJL E V.A 1.9 μW 4.4 J/conversion-step 10b 1 Ms/s charge-redistribution ADC[C] // ISSCC.San Francisco,USA.2008:244-245.
  • 8SCOTT M D,BOSER B E,PISTER K S J.An ultra low-energy ADC for smart dust[J].IEEE J Sol Sta Circ,2003,38(7):1123-1129.
  • 9GINSBURG B P,CHANDRAKASAN A P.500 MS/s 5-bit ADC in 65-nm CMOS with split capacitor array DAC[J].IEEE J Sol Sta Circ,2007,42(4):739-747.
  • 10CHOJ R Y,TSUI C.A low energy two-step successive approximation algorithm for ADC design[C] // ISQED.San Jose,USA.2008:317-320.

二级参考文献5

  • 1LEWIS S H, FETTERMAN H S, GROSS G F, et al. A 10-b 20-Msarnple/s analog-to-digital converter [J]. IEEE J Sol Sta Circ, 1992, 27(3) : 351-358.
  • 2RAZAVI B, Design of analog CMOS integrated circuits [M]. New York: McGraw-Hill Companies, Inc. 2001.
  • 3BULT K, GEELEN G. A fast-settling CMOS op amp for SC circuits with 90-dB I)C gain [J]. IEEE J Sol Sta Cite, 1990, 25(6): 1397-1384.
  • 4ABO A M, GRAY P R. A 1.5-V, 10-bit, 14. 3-MS/s CMOS pipeline analog-to-digital converter [J]. IEEE J Sol Sta Circ, 1999, 34(5): 509-606.
  • 5SUMANEN L, WALTARI M, HALONEN K. A mismatch insensitive CMOS dynamic comparator for pipeline A/D converters [C] // 7th IEEE Int Conf Elec, Circ and Syst, 2000:32-a5.

共引文献2

同被引文献1

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部