期刊文献+

A self-adaptive full asynchronous bi-directional transmission channel for network-on-chips

A self-adaptive full asynchronous bi-directional transmission channel for network-on-chips
原文传递
导出
摘要 To improve two shortcomings of conventional network-on-chips,i.e.low utilization rate in channels between routers and excessive interconnection lines,this paper proposes a full asynchronous self-adaptive bi-directional transmission channel.It can utilize interconnection lines and register resources with high efficiency,and dynamically detect the data transmission state between routers through a direction regulator,which controls the sequencer to automatically adjust the transmission direction of the bi-directional channel,so as to provide a flexible data transmission environment.Null convention logic units are used to make the circuit quasi-delay insensitive and highly robust. The proposed bi-directional transmission channel is implemented based on SMIC 0.18μm standard CMOS technology. Post-layout simulation results demonstrate that this self-adaptive bi-directional channel has better performance on throughput,transmission flexibility and channel bandwidth utilization compared to a conventional single direction channel.Moreover,the proposed channel can save interconnection lines up to 30%and can provide twice the bandwidth resources of a single direction transmission channel.The proposed channel can apply to an on-chip network which has limited resources of registers and interconnection lines. To improve two shortcomings of conventional network-on-chips,i.e.low utilization rate in channels between routers and excessive interconnection lines,this paper proposes a full asynchronous self-adaptive bi-directional transmission channel.It can utilize interconnection lines and register resources with high efficiency,and dynamically detect the data transmission state between routers through a direction regulator,which controls the sequencer to automatically adjust the transmission direction of the bi-directional channel,so as to provide a flexible data transmission environment.Null convention logic units are used to make the circuit quasi-delay insensitive and highly robust. The proposed bi-directional transmission channel is implemented based on SMIC 0.18μm standard CMOS technology. Post-layout simulation results demonstrate that this self-adaptive bi-directional channel has better performance on throughput,transmission flexibility and channel bandwidth utilization compared to a conventional single direction channel.Moreover,the proposed channel can save interconnection lines up to 30%and can provide twice the bandwidth resources of a single direction transmission channel.The proposed channel can apply to an on-chip network which has limited resources of registers and interconnection lines.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2010年第8期141-149,共9页 半导体学报(英文版)
基金 Project supported by the National Natural Science Foundation of China(Nos.60725415,60971066) the National High-Tech Research and Development Program of China(Nos.2009AA01Z258,2009AA01Z260) the National Science & Technology Important Project of China(No.2009ZX01034-002-001-005).
关键词 NETWORK-ON-CHIP bi-directional transmission channel full asynchronous dual-rail encoding threshold gates network-on-chip bi-directional transmission channel full asynchronous dual-rail encoding threshold gates
  • 相关文献

参考文献19

  • 1Dally W J, Towles B, Packets R. Not wires: on-chip interconnection networks. The 38th ACM Design Automation Conf, 2001: 684.
  • 2Benini L, Micheli G D. Networks on chips: a new SoC paradigm. Computer, 2002, 35(1): 70.
  • 3Guerrier P, Greiner A. A generic architecture for on-chip packetswitched interconnections. Proc DATE, 2000:250.
  • 4Kumar S, Jantsch A, Millberg M, et al. A network on chip architecture and design methodology. Proc IEEE Computer Society Annual Symposium on VLSI, 2002:105.
  • 5Bainbridge J, Furber S B. Chain: a delay-insensitive chip area interconnect. IEEE Micro, 2002, 22(5): 16.
  • 6Lines A. Asynchronous interconnect for synchronous SoC design. IEEE Micro, 2004, 24(1): 32.
  • 7A.kl C J, Bayoumi M A. Wiring-area efficient simultaneous bidirectional point-to-point link for inter-block on-chip signaling. Proc VLSID, 2008:195.
  • 8Dobkin R R, Ginosar R, Kolodny A. QNoC asynchronous router. Integration, the VLSI Journal, 2009, 42(2): 103.
  • 9You J, Xu Y, Han H, et al. Performance evaluation of elastic GALS interfaces and network fabric. Electronic Notes in Theo- retical Computer Science, 2008, 200(1): 17.
  • 10Teehan P, Greenstreet M, Lemieux G. A survey and taxonomy of GALS design styles. IEEE Design & Test of Computers, 2007, 24(5): 418.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部